The aim of this goal is to check the simulation readiness of the design. At this stage the designer is typically interested in the following
    *	The designs meets basic connectivity checks such as floating inputs, width mismatch
    *	The design meets basic simulation prerequisites that can cause functional errors or possible race conditions
