power_calibration

This goal generates calibration data. It generates the sgdc file showing the percentage cell allocation and percentage distribution of vt_mix in current design. It generates the clock buffer information from the netlist design and generates a sgdc file. It also creates a wireload based on input design and corresponding SPEF file