/space/home/slher/rel/Beken/v6_4_5/macsw/ip/lmac/src/hal/hal_machw.h

Go to the documentation of this file.

#ifndef _HAL_MACHW_H_
#define _HAL_MACHW_H_

#include "hal_desc.h"
#include "reg_mac_core.h"


/*
 * DEFINES
 ****************************************************************************************
 */

#define HAL_MACHW_BCN_TX_DELAY_US       (2048)

#if RW_MUMIMO_TX_EN
#define MU_MIMO_MASTER_TX_IRQ NXMAC_SEC_USER_TX_TRIGGER_BIT
#define TX_SEC_IRQ_BITS  ( NXMAC_SEC_U_3AC_3_TX_BUF_TRIGGER_BIT |             \
                           NXMAC_SEC_U_3AC_2_TX_BUF_TRIGGER_BIT |             \
                           NXMAC_SEC_U_3AC_1_TX_BUF_TRIGGER_BIT |             \
                           NXMAC_SEC_U_3AC_0_TX_BUF_TRIGGER_BIT |             \
                           NXMAC_SEC_U_3AC_3_TX_TRIGGER_BIT     |             \
                           NXMAC_SEC_U_3AC_2_TX_TRIGGER_BIT     |             \
                           NXMAC_SEC_U_3AC_1_TX_TRIGGER_BIT     |             \
                           NXMAC_SEC_U_3AC_0_TX_TRIGGER_BIT     |             \
                           NXMAC_SEC_U_2AC_3_TX_BUF_TRIGGER_BIT |             \
                           NXMAC_SEC_U_2AC_2_TX_BUF_TRIGGER_BIT |             \
                           NXMAC_SEC_U_2AC_1_TX_BUF_TRIGGER_BIT |             \
                           NXMAC_SEC_U_2AC_0_TX_BUF_TRIGGER_BIT |             \
                           NXMAC_SEC_U_2AC_3_TX_TRIGGER_BIT     |             \
                           NXMAC_SEC_U_2AC_2_TX_TRIGGER_BIT     |             \
                           NXMAC_SEC_U_2AC_1_TX_TRIGGER_BIT     |             \
                           NXMAC_SEC_U_2AC_0_TX_TRIGGER_BIT     |             \
                           NXMAC_SEC_U_1AC_3_TX_BUF_TRIGGER_BIT |             \
                           NXMAC_SEC_U_1AC_2_TX_BUF_TRIGGER_BIT |             \
                           NXMAC_SEC_U_1AC_1_TX_BUF_TRIGGER_BIT |             \
                           NXMAC_SEC_U_1AC_0_TX_BUF_TRIGGER_BIT |             \
                           NXMAC_SEC_U_1AC_3_TX_TRIGGER_BIT     |             \
                           NXMAC_SEC_U_1AC_2_TX_TRIGGER_BIT     |             \
                           NXMAC_SEC_U_1AC_1_TX_TRIGGER_BIT     |             \
                           NXMAC_SEC_U_1AC_0_TX_TRIGGER_BIT )
#else
#define MU_MIMO_MASTER_TX_IRQ 0
#endif

/*
 * ENUMERATIONS
 ****************************************************************************************
 */

enum
{
    HW_IDLE = 0,
    HW_RESERVED,
    HW_DOZE,
    HW_ACTIVE
};

enum
{
    MODE_802_11B = 0,
    MODE_802_11A,
    MODE_802_11G,
    MODE_802_11N_2_4,
    MODE_802_11N_5,
    MODE_RESERVED,
    MODE_802_11AC_5
};

enum
{
    HAL_AC0_TIMER = 0,
    HAL_AC1_TIMER,
    HAL_AC2_TIMER,
    HAL_AC3_TIMER,
    HAL_BCN_TIMER,
    #if NX_MAC_HE
    HAL_HE_TB_TIMER,
    #endif
    HAL_IDLE_TIMER,
    #if !NX_FULLY_HOSTED
    HAL_RX_TIMER,
    #endif
    #if NX_MM_TIMER
    HAL_MM_TIMER,
    #endif
    HAL_KE_TIMER,

    HAL_TIMER_MAX,
};

enum
{
    HAL_AC0_TIMER_BIT = CO_BIT(HAL_AC0_TIMER),
    HAL_AC1_TIMER_BIT = CO_BIT(HAL_AC1_TIMER),
    HAL_AC2_TIMER_BIT = CO_BIT(HAL_AC2_TIMER),
    HAL_AC3_TIMER_BIT = CO_BIT(HAL_AC3_TIMER),
    HAL_BCN_TIMER_BIT = CO_BIT(HAL_BCN_TIMER),
    #if NX_MAC_HE
    HAL_HE_TB_TIMER_BIT = CO_BIT(HAL_HE_TB_TIMER),
    #endif
    HAL_IDLE_TIMER_BIT = CO_BIT(HAL_IDLE_TIMER),
    #if !NX_FULLY_HOSTED
    HAL_RX_TIMER_BIT = CO_BIT(HAL_RX_TIMER),
    #endif
    #if NX_MM_TIMER
    HAL_MM_TIMER_BIT = CO_BIT(HAL_MM_TIMER),
    #endif
    HAL_KE_TIMER_BIT = CO_BIT(HAL_KE_TIMER),
};

/*
 * FUNCTION DECLARATIONS
 ****************************************************************************************
 */
#ifdef CFG_RWTL
extern uint32_t tl_diff;
#endif

__INLINE uint32_t hal_machw_time(void)
{
    return nxmac_monotonic_counter_2_lo_get();
}

__INLINE bool hal_machw_time_cmp(uint32_t time1, uint32_t time2)
{
    uint32_t diff = time1 - time2;

    #ifdef CFG_RWTL
    tl_diff = diff;
    #endif

    return (((int32_t)diff) < 0);
}

__INLINE bool hal_machw_time_past(uint32_t time)
{
    return (hal_machw_time_cmp(time, hal_machw_time()));
}

__INLINE void hal_machw_udelay(uint32_t us)
{
    uint32_t e = hal_machw_time() + us;
    while (!hal_machw_time_past(e));
}

#if NX_MULTI_ROLE
extern const uint8_t rxv2macrate[];

__INLINE uint32_t hal_machw_rx_bcn_duration(struct rx_hd *rhd, uint16_t len)
{
    // Ensure that received frame is of type NON_HT
    if (hal_desc_get_rx_format(&rhd->rx_vec_1) != 0)
        return 500;

    // Fill-in the TimeOnAir parameter registers
    nxmac_ppdu_mcs_index_setf(rxv2macrate[hal_desc_get_legacy_rate(&rhd->rx_vec_1)]);
    #if (NX_MAC_VER >= 20)
    nxmac_time_on_air_param_1_pack(0, 0, 0, 0, hal_desc_get_preamble_type(&rhd->rx_vec_1), len);
    #else
    nxmac_time_on_air_param_1_pack(0, 0, 0, hal_desc_get_preamble_type(&rhd->rx_vec_1), 0, len);
    #endif // (NX_MAC_VER >= 20)

    // Compute the duration
    nxmac_compute_duration_setf(1);
    #ifdef CFG_RWTL
    // Add a fake read to ensure previous write is performed
    hal_machw_time();
    #endif
    while(nxmac_time_on_air_valid_getf() == 0);
    ASSERT_REC_VAL(nxmac_time_on_air_valid_getf() != 0, 500);

    // Retrieve the duration
    return ((uint32_t)nxmac_time_on_air_getf());
}
#endif

__INLINE bool hal_machw_bfmee_support(void)
{
    return (nxmac_bfmee_getf() && phy_bfmee_supported()) != 0;
}

__INLINE bool hal_machw_bfmer_support(void)
{
    return (nxmac_bfmer_getf() && phy_bfmer_supported()) != 0;
}

__INLINE bool hal_machw_mu_mimo_rx_support(void)
{
    return (nxmac_bfmee_getf() && phy_mu_mimo_rx_supported()) != 0;
}

__INLINE bool hal_machw_mu_mimo_tx_support(void)
{
    return (nxmac_mu_mimo_tx_getf() && phy_mu_mimo_tx_supported()) != 0;
}

__INLINE bool hal_machw_he_support(void)
{
    #if !NX_MAC_HE
    return false;
    #else
    return (nxmac_he_getf() && phy_he_supported()) != 0;
    #endif
}

void hal_machw_init(void);

#if NX_DEBUG_DUMP

void hal_machw_get_diag_state(void);
#endif

void hal_machw_reset(void);

uint8_t hal_machw_search_addr(struct mac_addr *addr);

void hal_machw_disable_int(void);


void hal_machw_stop(void);

void hal_machw_monitor_mode(void);

int hal_machw_tsf_move(int32_t offset);

bool hal_machw_sleep_check(void);

void hal_machw_gen_handler(void);

void hal_machw_idle_req(void);

#endif // _HAL_MACHW_H_

---