



NAVI14 GDDR6 4PCS,8L 3xDPs +1xHDMI

105-D332xx-00B RevB Desktop board(110W TGP)


TABLE OF CONTENTS

SHEET NO.	SHEET NAME	SHEET NO.	SHEET NAME
1	TOC	26	DEBUG CIRCUITS
2	BLOCK DIAGRAM	27	REVISION HISTORY
3	NAVI14 - PCIe Interface		
4	NAVI14 - GPIO, EXTRA		
5	NAVI14 - XTAL		
6	NAVI14 - POWER and GND		
7	NAVI14 - Decaps		
8	NAVI14 - MEM CH AB		
9	NAVI14 - MEM CH CD		
10	GDDR6 x16 - MEM CH AB		
11	GDDR6 x16 - MEM CH CD		
12	NAVI14 - TMDPAB - USB,HDMI		
13	NAVI14 - TMDPCD - DP,DP		
14	NAVI14 - TMDPE - DP		
15	REG VDDGFX/SOC CNTL		
16	REG VDDGFX		
17	REG VDDSOC		
18	REG PCC		
19	REG VDDCI/MVDD CNTL		
20	REG VDDCI/MVDD		
21	REG - 0V75		
22	LDO 1VB/VPP/SV/SV_VESA		
23	MECHANICAL AND THERMAL		
24	POWER MANAGEMENT		
25	SVI2		







GPIO	FUNCTION	DC BUS	DEVICE
0x0	VDDOR_GFX/SDC	SCL/SDA	U501NR3S217
0x2	MVSD/VSDC	SCL/SDA	U701NCR1802
0x3	PC/Opresivedrv	SCL/SDA	U4801CS8601
0x48	GS Temperature	SDC/GACKL/SDA	U4000TMP102A
0x4C	EXT SENSOR	SDC/GACKL/SDA	U4001LM96183









Note: Internal PLUPD at GPIO pad is ~40k strength in 14nm design spec


User	Internal Default Value	Definition
BIF	0	STRAP_BIF_GENA_DIS_A 0: PCH GEN 4 supported 1: PCH GEN 4 not supported
	0	PINSTRAP_BIF_CLK_PM_EN 0: CLKREQ power management capability is disabled 1: CLKREQ power management capability is enabled
	0	PINSTRAP_BIF_LC_TX_SWING 0: Full swing mode 1: Reduced swing mode(half swing)
	0	PINSTRAP_BIF_VGA_DIS 0: VGA controller capacity enabled 1: The device won't be recognized as the system's VGA controller
DCE	0	PINSTRAP_AUD_PORT_CONN[2:0] Number of audio-capable display outputs 0: All endpoints connected 1: 8 endpoints connected 2: 5 endpoints connected 3: 4 endpoints connected Default(PINSTRAP_AUD_PORT_CONN[2:0]) = 000
	0	PINSTRAP_AUD[1:0] 1: Audio for DisplayPort only 2: Audio for DisplayPort and HDMI if dongle is detected 3: Audio for both DisplayPort and HDMI Default(PINSTRAP_AUD[1:0]) = 11
	0	PINSTRAP_FIG[1:0] - No definition on NV
	0	PINSTRAP_MVDD_FB_DIVIDER_CONFIG 0: Divider does not exist 1: Divider exists
Platform	0	PINSTRAP_BFI_MEM_AP_SIZE[2:0] Or PINSTRAP_ROM_CONFIG[2:0] 100 - 512KB (BT) M2PROMA 101 - 1MB (BT) M2PROMA 102 - 32MB (BT) M2PROMA 103 - 48MB (BT) M2PROMA 104 - 64MB (BT) M2PROMA 105 - 128MB (BT) M2PROMA 106 - 128MB (BT) M2PROMA 107 - 128MB (BT) M2PROMA 108 - 128MB (BT) M2PROMA 109 - 128MB (BT) M2PROMA 110 - 128MB (BT) M2PROMA 111 - 128MB (BT) M2PROMA 112 - 128MB (BT) M2PROMA 113 - 128MB (BT) M2PROMA 114 - 128MB (BT) M2PROMA 115 - 128MB (BT) M2PROMA 116 - 128MB (BT) M2PROMA 117 - 128MB (BT) M2PROMA 118 - 128MB (BT) M2PROMA 119 - 128MB (BT) M2PROMA Default(PINSTRAP_BFI_MEM_AP_SIZE[2:0]) = 000
	0	PINSTRAP_SMBUS_ADDR 0: 0x41h 1: 0x42h
	1	PINSTRAP_BIOS_ROM_EN 0: Disable the external BIOS ROM device 1: Enable the external BIOS ROM device
	0	GPIO_0
























(12) TMDP AB















REG - VDDGFX/VDDSOC CTRL










$$0.8V \cdot (1 + 40.2K/7.68K) = 4.9875V$$



















LDO - 1V8/VPP/5V










29) DEBUG CIRCUIT



8

7

6

5

4

3

2

1

AMD



TITLE:

NAV114 XT GDDR6 x16 DT BOARD

DOCUMENT NUMBER:

105-D33200-00B

DATE:

Mon Apr 22 08:33:14 2019

SHEET NUMBER:

27 OF 27

REV:

B

REVISION HISTORY

ENGINEER:

Billy Deng

NOTES:

NOTE

CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC.

The AMD Board schematic and design is the exclusive property of AMD, and is provided only to affiliates under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of the schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding this schematic and design, including, not limited to, any implied warranty of non-infringibility or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

C

©2019 AMD Advanced Micro Devices

AMD-PLATFORM HARDWARE ENG
No.609,HUANKE ROAD
SHANGHAI,CHINA 201203

SCH Rev	PCB Rev	Date	REVISION DESCRIPTION
1.00	00A	08/09/2018	Initial schematic
1.00	00B	12/28/2018	change all 4172010501G parts to 4172010500G
		04/16/2019	ADD D1752 D1762 D1762 D1762 ADD R1706 AND CHANGE R1702 LOCAL SENSE POINT ADD R1762 R1763 MR1702 MR1703 and reassign gfa phase1-3 input source ADD R4653 R4654 R4655 C4650 Change T01: 0.53uH520118000G R749: 909R316050000G NR1704: 30K3160300200G R743: 18K3160180220G C747:470pF+4170047100G C748:220pF+4

170522100G

MSI

MICRO-STAR INT'L CO.,LTD

MS-V382

Size Custom | Document Description | Rev 10

REVISION HISTORY

Date: Monday, September 09, 2019 | Sheet 27 of 27