







User	Internal Default Value	Definition
BIF	0	STRAP_BIF_GEN4_DIS_A 0: PCie GEN4 supported 1: PCie GEN4 not supported
	0	PINSTRAP_BIF_CLK_PM_EN 0: CLRCOR power management capability is disabled 1: CLRCOR power management capability is enabled
	0	PINSTRAP_BIF_LC_TX_SWING 0: VCA controller capacity enabled 1: The device won't be recognized as the system's VCA controller
	0	PINSTRAP_BIF_VGA_DIS 0: VGA controller capacity enabled 1: The device won't be recognized as the system's VGA controller
DCE	0	PINSTRAP_AUD_PORT_CONN[2:0] Number of audio-capable display outputs 4: 3 endpoints connected 5: 2 endpoints connected 6: 1 endpoint connected 7: 0 endpoints connected
	0	PINSTRAP_AUD[1:0] 1: Audio for DisplayPort only 2: Audio for DisplayPort and HDMI if single is detected 3: Audio for DisplayPort and other HDMI
	0	
	0	
Platform	0	
	0	
	0	
SMU	1	
	0	
	1	
	1	





NAVI 10 MEM INTERFACE CH A/B
PRELIMINARY AND SUBJECT TO CHANGE












PRELIMINARY AND SUBJECT TO CHANGE








PRELIMINARY AND SUBJECT TO CHANGE




NAVI10 TMDP C/D




(9) NAVI10 TMDP E/F




PRELIMINARY AND SUBJECT TO CHANGE







PRELIMINARY AND SUBJECT TO CHANGE





PRELIMINARY AND SUBJECT TO CHANGE






PRELIMINARY AND SUBJECT TO CHANGE



















REGULATOR FOR +5V RAILS

$I_{OUT} = 50\text{mA}$
















PRELIMINARY AND SUBJECT TO CHANGE














RADEON Lightbar header




Firmware Programming


Debug




LED_A





LED_B



5V_LED







PRELIMINARY AND SUBJECT TO CHANGE



TABLE OF CONTENTS

SHEET NO.	SHEET NAME	SHEET NO.	SHEET NAME
1	TOC	26	SMALL RAIL REGULATORS
2	NAV110 PCIe Interface	27	NAV110 DECAPS
3	NAV110 GPIOs	28	NAV110 POWER
4	NAV110 XTAL	29	NAV110 GND
5	NAV110 MEM CHAB	30	POWER MANAGEMENT
6	NAV110 MEM CHCD	31	SVI2 & BAMACO
7	NAV110 MEM CHEF	32	MECHANICAL & THERMAL
8	NAV110 MEM CHGH	33	DEBUG
9	GDDR6 MEM CHAB	34	BLOCK DIAGRAM
10	GDDR6 MEM CHCD	35	REVISION HISTORY
11	GDDR6 MEM CHEF		
12	GDDR6 MEM CHGH		
13	NAV110 TMDPA - DP		
14	NAV110 TMDPC - HDMI		
15	NAV110 TMDREF - DP DP		
16	GFX & SOC CONTROLLER		
17	VDDCR_GFX PHASES 2 and 5		
18	VDDCR_GFX PHASES 1 and 4		
19	VDDCR_GFX PHASES 3 and 7		
20	VDDCR_GFX PHASES 6 and VDDCR_SOC		
21	MVDD_VDDCI CONTROLLER		
22	REG MVDD		
23	REG VDDCI		
24	REG 0.75V		
25	REG 1.8V		




AMD - PLATFORM HARDWARE ENG #48, No.1387, ZHANGDONG ROAD SHANGHAI, CHINA 201203			CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2018 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided only to vendors under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation required in Board Schematic License Agreement with AMD. AMD makes no representations or warranties of any kind regarding the schematic and design, including, but not limited to, any implied warranty of completeness or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.
SHEET: TOC			
DATE: Mon Apr 15 05:57:35 2019	REV: 1.00		
SHEET NUMBER: 1 OF 35		TITLE: NAV110 G6X16Mode DP DP HDMI DP	
DOCUMENT NUMBER: 105_D1980a_00A			
NOTES: NOTE			

NAVI 10 MEM INTERFACE CH C/D

PRELIMINARY AND SUBJECT TO CHANGE



AMD - PLATFORM HARDWARE ENG #48, No.1387, ZHANGDONG ROAD SHANGHAI, CHINA 201203				CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2018 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided only to certain select customers under a non-disclosure agreement with AMD. No other use, reproduction, or distribution is permitted. Use of this schematic and design for any purpose other than that intended by AMD is strictly prohibited. AMD makes no representations or warranties of any kind regarding the accuracy or completeness of this schematic and design, and shall not be responsible for any consequences resulting from use of the information contained herein.	
SHEET: NAVI10 MEM CHCD		DATE: Mon Apr 15 06:57:57 2019		REV: 1.00	
SHEET NUMBER: 6 OF 35		DOCUMENT NUMBER: 105_D1990a_00A		TITLE: NAVI10 G6X16Mode DP DP HDMI DP	
NOTES: NOTE					



AMD - PLATFORM HARDWARE ENG #48, No.1387, ZHANGDONG ROAD SHANGHAI, CHINA 201203			CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC. 2010 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding the schematic and design, including, but not limited to, any implied warranty of completeness or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.		
SHEET: NAVI10 MEM CHGH			TITLE: NAVI10 G6X16Mode DP DP HDMI DP		
DATE: Mon Apr 15 06:57:58 2010			REV: 1.00		
SHEET NUMBER: 8 OF 35					
DOCUMENT NUMBER: 105_D1990a_00A					
NOTES: NOTE					