



PRELIMINARY AND SUBJECT TO CHANGE

TABLE OF CONTENTS

SHEET NO.	SHEET NAME	SHEET NO.	SHEET NAME
1	TOC	26	SMALL RAIL REGULATORS
2	NAV110 PCIe Interface	27	NAV110 DECAPS
3	NAV110 GPIOs	28	NAV110 POWER
4	NAV110 XTAL	29	NAV110 GND
5	NAV110 MEM CHAB	30	POWER MANAGEMENT
6	NAV110 MEM CHCD	31	SVI2 & BAMACO
7	NAV110 MEM CHEF	32	MECHANICAL & THERMAL
8	NAV110 MEM CHGH	33	DEBUG
9	GDDR6 MEM CHAB	34	BLOCK DIAGRAM
10	GDDR6 MEM CHCD	35	REVISION HISTORY
11	GDDR6 MEM CHEF		
12	GDDR6 MEM CHGH		
13	NAV110 TMDPA - DP		
14	NAV110 TMDPC - HDMI		
15	NAV110 TMDREF - DP DP		
16	GFX & SOC CONTROLLER		
17	VDDCR_GFX PHASES 2 and 5		
18	VDDCR_GFX PHASES 1 and 4		
19	VDDCR_GFX PHASES 3 and 7		
20	VDDCR_GFX PHASES 6 and VDDCR_SOC		
21	MVDD_VDDCI CONTROLLER		
22	REG MVDD		
23	REG VDDCI		
24	REG 0.75V		
25	REG 1.8V		


PRELIMINARY AND SUBJECT TO CHANGE


PLACE THESE CAPS AS CLOSE TO
PCI CONNECTOR AS POSSIBLE





Note: Internal PUPD at GPIO pad is ~40k strength in 14nm design spec


User	Internal Default Value	Definition
BIF	0	STRAP_BIF_GEN4_DIS_A 0: PCIE GEN4 supported 1: PCIE GEN4 not supported
	0	PINSTRAP_BIF_CLK_PM_EN 0: CLUSTER power management capability is disabled 1: CLUSTER power management capability is enabled
	0	PINSTRAP_BIF_LC_TX_SWING 0: VCA controller capacity enabled 1: The device will be recognized as the system's VCA controller
	0	PINSTRAP_BIF_VGA_DIS 0: VGA controller capacity enabled 1: The device will be recognized as the system's VGA controller
DCE	0	PINSTRAP_AUD_PORT_CONN[2:0] Number of audio-capable display outputs 4: 3 endpoints connected 5: 2 endpoints connected 6: 1 endpoint connected 7: 0 endpoints connected
	0	PINSTRAP_AUD[1:0] 1: Audio for DisplayPort only 2: Audio for DisplayPort and HDMI if strength is detected 3: Audio for DisplayPort and other HDMI
	0	
	0	
Platform	0	
	0	
	0	
SMU	1	
	0	
	1	
	1	
SMU		PINSTRAP_SMBUS_ADDR 0: Switch 1: Switch
	1	PINSTRAP_BIOS_ROM_EN 0: Disable the internal BIOS ROM device 1: Enable the internal BIOS ROM device














NAV110 TMDP A/B


PRELIMINARY AND SUBJECT TO CHANGE




(9) NAVI10 TMDP E/F



PRELIMINARY AND SUBJECT TO CHANGE



+12V_EXT_A



12V EXT_B

C635 100nF

C636 100pF

C637 MOSFET

C638 MOSFET


C639 DIODE


C640 100nF


C641 100pF


12V EXT_B


C635 C636 C637 C638 C639 C640 C641
























REGULATOR FOR +5V RAILS


IOUT = 50mA















12V_BUS and 12V_EXT_A power-up sequence


3.3V_BUS and 12V_EXT_B (RFINSPN) power-up sequence





POWER UP SEQUENCE
BUS RAILS (2.5V/12V UP) → +1.8V → 0.75V → VDDGFX/VDDSOC
→ VPP → VDDMVDDC














RADEON Lightbar header




Firmware Programming


Debug




LED_A



LED_B



5V_LED



The image contains two circuit diagrams for the GFX channel driver, labeled "Preliminary and Subject to Change".


Top Diagram (GFX_PWM4A):


- Power Supply:** +12V_EXT_B, +5V_BUS, +5V_GATE_DRV.
- Driver IC:** U2706 (R359MTRPBF_DFN8-RH 132-3599MOC-ID8).
- MOSFET:** SC820ACD.
- Inductor:** CH0.2u40A0.62m-HF L507.
- Output:** GFX_THWN, GFX_THVN, GFX_PWA.


Bottom Diagram (GFX_PWM4B):

- Power Supply:** +12V_EXT_B, +5V_GATE_DRV.
- Driver IC:** U2706 (R359MTRPBF_DFN8-RH 132-3599MOC-ID8).
- MOSFET:** SC820ACD.
- Inductor:** CH0.2u40A0.62m-HF L508.
- Output:** GFX_THWN, GFX_THVN, GFX_PWB.

Both diagrams include detailed component values, pin connections, and a note about the design being preliminary and subject to change.









AMD - PLATFORM HARDWARE ENG #48, NO.1387, ZHANGDONG ROAD SHANGHAI, CHINA 201203				CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC. 2018 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, but not limited to, any implied warranty of completeness or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.	
SHEET: NAVI10 MEM CHEF					
DATE: Mon Apr 15 06:57:57 2019		REV: 1.00			
SHEET NUMBER: 7 OF 35				TITLE: NAVI10 G6X16Mode DP DP HDMI DP	
DOCUMENT NUMBER: 105_D1990a_00A					
NOTES: NOTE					

NAVI 10 MEM INTERFACE CH G/H
PRELIMINARY AND SUBJECT TO CHANGE



AMD - PLATFORM HARDWARE ENG #48, No.1387, ZHANGDONG ROAD SHANGHAI, CHINA 201203	 CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2006 Advanced Micro Devices, Inc. The AMD Board schematic and design is the exclusive property of AMD, and is provided only to enable user to non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding the content and/or origin, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information contained herein.
SHEET: NAV10 MEM CH04	REV: 1.00
DATE: Mon Apr 15 05:57:58 2019	
SHEET NUMBER: 8 OF 35	TITLE:
DOCUMENT NUMBER: 105_D199xx_00A	NAV10 G6X16Mode DP DP HDMI DP
NOTES: NOTE	