



TABLE OF CONTENTS


SHEET NO.	SHEET NAME	SHEET NO.	SHEET NAME
1	TOC	26	GFX PHASES 8&9
2	NAVI 21 - PCIe Interface	27	GFX PHASES 11
3	NAVI 21 - GPIOs	28	GFX PHASES 5&7
4	NAVI 21 XTAL	29	GFX PHASES 3&10
5	XGMI	30	SOC PHASE 1&2
6	NAVI 21 MEM CH AB	31	VDD_MEM & VDDCI CONTROLLER
7	NAVI 21 MEM CH CD	32	VDD_MEM PHASES 1&2
8	NAVI 21 MEM CH EF	33	VDDCI_MEM PHASE 1
9	NAVI 21 MEM CH GH	34	NAVI 21 DECAPS
10	GDDR6 MEM CH CD	35	NAVI 21 POWER
11	GDDR6 MEM CH EF	36	NAVI 21 POWER and GND
12	GDDR6 MEM CH GH	37	POWER_MANAGEMENT
13	GDDR6 MEM CH AB	38	ClampWA
14	NAVI21 TMDPA - USB-C	39	SVI2 & B&MACO
15	NAVI21 TMDPF - HDMI	40	THERMAL
16	NAVI21 TMDPC&E - DP	41	DPM_Status_LED & GDDR6_JTAG
17	NAVI21 TMDPA	42	PI Debug
18	NAVI21 USB	43	DEBUG
19	PD Controller	44	History
20	USB-C PORT 1		
21	USB_5V_1.8V_0.75V		
22	MODS CONTROL & POWER		
23	GFX & SOC CONTROLLER		
24	GFX PHASES 1&2		
25	GFX PHASES 4&6		








GIGABYTE			
Title <Title>			
Size	Document Number		Rev
Custom	GV-R69XTGAMING OC-16GD		1.0
Date:	Friday, November 27, 2020	Sheet	4 of 46






















ASIC CH0 -> MEM CHA
ASIC CH1 -> MEM CHB





ASIC CH0 -> MEM CHA
ASIC CH1 -> MEM CHB




















+3.3V_BUS










GIGABYTE		
Title		
<Title>		
Size	Document Number	Rev
Customer	GV-R69XGAMING OC-16GD	1.0
Date:	Friday, November 27, 2020	Sheet 25 of 46


Change input power to +12V_EXT_C





SILIGARBYTE			
Title			
<Title>			
Size	Document Number	Rev	
	CustmGV-R69XKGAMING OC-16GD	1.0	
Date	Friday, November 27, 2020	Sheet	26 of 46























DNI these six caps to match SLT board and keep the design consistent across SKUs

- C1218
- C1208
- C1200
- C1438
- C1413
- C1384









GIGABYTE		
Title	<Title>	
Size	Document Number	Rev
1	CuspmGV-R69XTGAMING OC-16GD	1.0
Date	Friday, November 27, 2020	Sheet 38 of 46




Table 4 Key Signals at Different PM Modes

Signals	Default	BOCO	BOMACO
PX_EN	LOW	N/A	N/A
MACO_EN	N/A	N/A	N/A
PERSTb	HIGH	1->0->1	1->0->1
PWR_EN	HIGH	LOW	LOW
BOMACO_EN	LOW	LOW	HIGH

Table 5 Platform to Support BOMACO





BOMACO_EN	SVC PU/PD	SVD PU/PD
HIGH	PU	PU
LOW	bootVID	bootVID

Table 3 Power Rails Status at BOMACO Mode

Power Rail at ASIC	Used logic	ON/OFF Status
VDDCR_GFX	GFX IP, SDMA, GFXCLK CLKIP	OFF
VDDCR_SOC	SYS IP	OFF
VDDCI_MEM	MEM PHY	OFF
VDDIO_MEM	MEM PHY	ON
MVDDC/MVDDQ/VPP	DRAM	ON
VDDCR_BACO	NBIO/THM/MP1/USB	ON
VDDIO_PCIE	PCIe PHY	ON
VDDAN_C	PHY	ON
VDDAN_18	PLL, PHY, etc	ON
VDDIO_18	1.8V GPIO, I2C, etc	ON
VDDIO_33	3.3V GPIO	ON
VDDAN * EFUSE	EFUSE	ON
VDDCR_S5*	USB	ON

Table 3 Power Rails Status at BOMACO Mode



Power Rail at ASIC	Used logic	ON/OFF Status for BOMACO-A
VDDCR_GFX	GFX IP, SDMA, GFXCLK CLKIP	OFF
VDDCR_SOC	SYS IP	OFF
VDDCI_MEM	MEM PHY	OFF
VDDIO_MEM	MEM PHY	ON
MVDDC/MVDDQ/VPP	DRAM	ON
VDDCR_BACO	NBIO/THM/MP1/USB	OFF
VDDIO_PCIE	PCIe PHY	OFF
VDDAN_C	PHY	OFF
VDDAN_18	PLL, PHY, etc	OFF
VDDIO_18	1.8V GPIO, I2C, etc	OFF
VDDIO_33	3.3V GPIO	OFF
VDDAN * EFUSE	EFUSE	OFF
VDDCR_S5*	USB	ON




BK




改常用螺絲孔 by diho 20190619

MOS SINK




MOS SINK






+3.3V_ModS



FOR PI DAUGHTER CARD



GIGABYTE		
Title		
<Title>		
Size	Document Number	Rev
1	CustomGV-R69XTGAMING OC-16GD	1.0
Date:	Friday, November 27, 2020	Sheet 42 of 46
















Table 4. Address Pin and Slave Addresses





DEVICE	TWO-WIRE ADDRESS	AD PIN CONNECTION
1001000	Ground	
1001001	V+	
1001010	SDA	
1001011	SCL	







ADD +12V_EXT_C for GFX 6, 8, 9, 11

Gigabyte Confidential
Do not CopyASSEMBLY
PAGE DETAIL
<ASSEMBLY_DESCRIPTION>
BLANK

GIGABYTE			
File	GV-R69XTGAMING OC-16GD		
Size	Document Number	Rev	
Column	<Title>	1.0	
Date	Friday, November 27, 2020	Sheet	45 of 46

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS CONTAIN KNOWN AND UNKNOWN VIOLATIONS OF PATENTS, TRADE SECRETS, OR OTHER RIGHTS. NVIDIA MAKES NO WARRANTY, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

1	-008	Nov 11 2019	Added MODS circuit
1	-00C	Jan 21 2020	Connected +1.8V_SS to OSC_VDD18 Gated +VBUS_PWR_USBC0 by M0R0J0M_050C0 Power protection circuits

Gigabyte Confidential
Do not Copy