




TABLE OF CONTENTS


SHEET NO.	SHEET NAME	SHEET NO.	SHEET NAME
1	TOC	26	GFX PHASES 8&9
2	NAVI 21 - PCIe Interface	27	GFX PHASES 11
3	NAVI 21 - GPIOs	28	GFX PHASES 5&7
4	NAVI 21 XTAL	29	GFX PHASES 3&10
5	XGMI	30	SOC PHASE 1&2
6	NAVI 21 MEM CH AB	31	VDD_MEM & VDDCI CONTROLLER
7	NAVI 21 MEM CH CD	32	VDD_MEM PHASES 1&2
8	NAVI 21 MEM CH EF	33	VDDCI_MEM PHASE 1
9	NAVI 21 MEM CH GH	34	NAVI 21 DECAPS
10	GDDR6 MEM CH CD	35	NAVI 21 POWER
11	GDDR6 MEM CH EF	36	NAVI 21 POWER and GND
12	GDDR6 MEM CH GH	37	POWER_MANAGEMENT
13	GDDR6 MEM CH AB	38	ClampWA
14	NAVI21 TMDPA - USB-C	39	SVI2 & BMMACO
15	NAVI21 TMDPF - HDMI	40	THERMAL
16	NAVI21 TMDPC&E - DP	41	DPM_Status_LED & GDDR6_TAG
17	NAVI21 TMDPA	42	PI Debug
18	NAVI21 USB	43	DEBUG
19	PD Controller	44	History
20	USB-C PORT 1		
21	USB_SV_1.8V_0.75V		
22	MODS CONTROL & POWER		
23	GFX & SOC CONTROLLER		
24	GFX PHASES 1&2		
25	GFX PHASES 4&6		







Note: Internal PUPD at GPIO pin is not supported in 14nm design spec.


User	Internal Default Value	Definition
BIF	DNI	STRAP_BIF_GEN4_DIS_A
BIF	DNI	PINSTRAP_BIF_CLK_PM_EN
BIF	DNI	PINSTRAP_BIF_LC_TX_SWING
BIF	DNI	PINSTRAP_BIF_VGA_DIS
BIF	DNI	PINSTRAP_AUD_PORT_CONN[2:0]
DCE	DNI	Number of audio-capable display outputs
DCE	DNI	PINSTRAP_AUD[1:0]
Platform	DNI	PINSTRAP_BOARD_CONFIG[2:0]
Platform	DNI	TBD
SMU	DNI	PINSTRAP_MVDD_BOOT_VID_CONFIG
SMU	DNI	PINSTRAP_ROM_CONFIG[2:0] 101
SMU	DNI	PINSTRAP_SMBUS_ADDR
SMU	DNI	PINSTRAP_BIOS_ROM_EN







(1) NAVI 10 MEM INTERFACE CH A/B












(3) NAVI 10 MEM INTERFACE CH E/F



(4) NAVI 10 MEM INTERFACE CH G/H
















ASIC CH0 -> MEM CHB
ASIC CH1 -> MEM CHA



ASIC CH0 -> MEM CHB
ASIC CH1 -> MEM CHA






ASIC CH0 -> MEM CHB
ASIC CH1 -> MEM CHA






ASIC CH0 -> MEM CHB
ASIC CH1 -> MEM CHA

















Place Q304 and Q305 close to U301








(14) GFX & SOC CONTROLLER




Change input power to +12V_EXT_C










(21) VDD_MEM & VDDCI CONTROLLER










DNI these six caps to match SLT board and keep the design consistent across SKUs





- C1218
- C1208
- C1200
- C1438
- C1413
- C1384





GFX/SOC and VPP enable

GFX/SOC EN in BAMACO








Table 3 Power Rails Status at BAMACO Mode

Power Rail at ASIC	Used logic	ON/OFF Status
VDDCR_GFX	GFX IP, SDMA, GFXCLK CLKIP	OFF
VDDCR_SOC	SYS IPs	OFF
VDDCI_MEM	MEM PHY	OFF
VDDIO_MEM	MEM PHY	ON
MVDDC/MVDDQ/VPP	DRAM	ON
VDDCR_BACO	NBIO/THM/MP1/USB	OFF
VDDIO_PCIE	PCIe PHY	ON
VDDAN_C	PHY	ON
VDDAN_18	PLL, PHY, etc	ON
VDDIO_18	1.8V GPIO, I2C, etc	ON
VDDIO_33	3.3V GPIO	ON
VDDAN * EFUSE	EFUSE	ON
VDDCR_S5*	USB	ON

Table 3 Power Rails Status at BOMACO Mode


Power Rail at ASIC	Used logic	ON/OFF Status for BOMACO-A
VDDCR_GFX	GFX IP, SDMA, GFXCLK CLKIP	OFF
VDDCR_SOC	SYS IPs	OFF
VDDCI_MEM	MEM PHY	OFF
VDDIO_MEM	MEM PHY	ON
MVDDC/MVDDQ/VPP	DRAM	ON
VDDCR_BACO	NBIO/THM/MP1/USB	OFF
VDDIO_PCIE	PCIe PHY	OFF
VDDAN_C	PHY	OFF
VDDAN_18	PLL, PHY, etc	OFF
VDDIO_18	1.8V GPIO, I2C, etc	OFF
VDDIO_33	3.3V GPIO	OFF
VDDAN * EFUSE	EFUSE	OFF
VDDCR_S5*	USB	ON





Table 4 Key Signals at Different PM Modes

Signals	Default	BOCO	BOMACO
PX_EN	LOW	N/A	N/A
MACO_EN	N/A	N/A	N/A
PERSTb	HIGH	1->0->1	1->0->1
PWR_EN	HIGH	LOW	LOW
BOMACO_EN	LOW	LOW	HIGH













Table 5 Platform to Support BOMACO


BOMACO_EN	SVC PU/PD	SVD PU/PD
HIGH	PU	PU
LOW	bootVID	bootVID

















ADD +12V_EXT_C for GFX 6, 8, 9, 11



0A07/23/2019Initial schematic creation

1	-00B	Nov 11 2019	Added MODS circuit
1	-00C	Jan 21 2020	Connected +1.8V_SS to OSC_VDD18 Gated +VBUS_PWR_USBIO by MODS18M_0RND0 Power protection circuits