



PCI-EXPRESS EDGE CONNECTOR





GROUP NAME DESCRIPTION	
COMMON	INSTALLED IN MAIN BOM
NON	NO PN WON'T BE IN BOM
INT	DO NOT INSTALL
INT	INTERNAL BOM, WON'T BE IN PRODUCTION BOM
GPU	GPU PN
SUBBOM	SUBBOM PN
2ND SOURCE	
ALT	ALTERNATIVE (P/N/FORMAL/ALTA/TPN/PC2...)
POWER SUB BOM	
VELOC	VELOC SUB BOM
MODD	MODD SUB BOM
DDR	DDR SUB BOM
VRD	VRD SUB BOM
DEBUG	
DEBUG	DEBUG SUB BOM



LED GREEN "ON" #name/PK_EN

AMD - PLATFORM HARDWARE ENG #49, No.1387, ZHANGDONG ROAD SHANGHAI, CHINA 201203	
SHEET: PCE Edge Connector	
DATE: Thu Feb 04 02:22:45 2016	REV: 1.0
SHEET NUMBER: 2 OF 17	
DOCUMENT NUMBER: 105_D03400_00A	

CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRODEVICES INC. 2016 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided on a non-exclusive basis to the customer for their use only. AMD makes no representation or warranty of any kind regarding the accuracy and design, including, but not limited to, any representation of completeness or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information contained herein.	
TITLE: BANKS DT	






AMD - PLATFORM HARDWARE ENG #48, No.1387, ZHANGDONG ROAD SHANGHAI, CHINA 201203	
SHEET: MEM Interface	
DATE: Thu Feb 04 02:22:46 2016	REV: 1.0
SHEET NUMBER: 4 OF 17	
DOCUMENT NUMBER: 105_003400_00A	

© 2018 Advanced Micro Devices

The AMD logo, schematic, and design is the exclusive property of AMD, and is provided only to licensees under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a license from AMD or a sublicense agreement with AMD. AMD makes no representations or warranties of any kind, including this schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of this schematic. Intel® Inside.


TITLE:	BANKS DT
--------	----------



AMD - PLATFORM HARDWARE ENG #48, No.1387, ZHANGDONGS ROAD SHANGHAI, CHINA 201203		
SHEET: Main DATE: Thu Feb 04 02:22:47 2016 SHEET NUMBER: 6 OF 17 DOCUMENT NUMBER: 101_003400_00A NOTES: NOTE		REV: 1.0 TITLE: BANKS DT

AMD PLATFORM HARDWARE ENG #48, No.1387, ZHANGDONGS ROAD
 SHANGHAI, CHINA 201203
 SHEET: Main
 DATE: Thu Feb 04 02:22:47 2016
 SHEET NUMBER: 6 OF 17
 DOCUMENT NUMBER: 101_003400_00A
 NOTES: NOTE

Power & GND



AMD - PLATFORM HARDWARE TO
#49, No.1387, ZHANGDONG ROAD
SHANGHAI, CHINA 201203

SHEET: Power&GND

DATE: Thu Feb 04 02:22:47 2016

SHEET NUMBER: 7 OF 17

DOCUMENT NUMBER: 105_D03400_00A

REV: 1.0

CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRODEVICES INC.




AMD Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to the customer under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding the accuracy and design, including, but not limited to, the accuracy or completeness of these for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information contained herein.


TITLE: BANKS DT

POWER SEQUENCE
+1.8V → MVDD → +0.9V → VDDC
0.9V must ramp up before VDDC


Don't support BACO
Support CTP (internal)



VDDC Low Side Divider



R08B=3.24K, R08F=4.48K, BOOT UP VDDC=1V, VR1/VDDC=4.48/3.24=1.40+/-0.25%
R08B=4.22K, R08F=5.74K, BOOT UP VDDC=0.9V, VR1/VDDC=5.74/4.22=1.36+/-0.5%



Register	Expected Value(V)		
0x0	0.85		
0x2	1.05		
0x3	1.15		




AMD - PLATFORM HARDWARE ENG
#49, No.1387, ZHANGDONG ROAD
SHANGHAI, CHINA 201203



CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRODEVICES INC.
© 2016 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to the customer under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a signed Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding the accuracy and design, including, but not limited to, the proper use, or compatibility or fitness for a particular purpose, and disclaims any responsibility for any consequences resulting from use of the information contained herein.


SHEET:	PWR SEQ	REV:	1.0
DATE:	Thu Feb 04 02:22:48 2016		
SHEET NUMBER:	9	OF	17
DOCUMENT NUMBER:	105_D03400_00A		

TITLE:
BANKS DT

[illegible]

Linear Regulators

LDO #1: $V_{in} = +1.5V \pm 2\%$ $V_{out} = +0.95V \pm 2\%$ $I_{out} = 1.44A$ (TYP) RMS MA
PCB: 50 to 70mm sq. copper area for cooling



COMPRESSED IMAGE

AMD - PLATFORM HARDWARE ENG
#48, No.1387, ZHANGDONG ROAD
SHANGHAI, CHINA 201203



SHEET: 0.95V

DATE: Thu Feb 04 02:22:48 2016

REV: 1.0

SHEET NUMBER: 12 OF 15

DOCUMENT NUMBER: 105_D03400_00A

NOTES:	NOTE
--------	------



CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRODEVICES INC.
© 2015 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purposes other than evaluation requires a Broad Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

TITLE: BANKS DT

Linear Regulators

LDO #2: Vin = 3.00V to 3.60V (0.3V +/- 9%) Vout = +1.8V +/- 2% Iout = 1.6A (TBD) RMS MAX
PDB: 50 to 70mm sq. copper area for cooling



COMPRESSED
IMAGE

AMD - PLATFORM HARDWARE ENG
#49, No.1387, ZHANGDONG ROAD
SHANGHAI, CHINA 201203



SHEET: 1.8V

DATE: Thu Feb 04 02:22:48 2016

REV: 1.0

SHEET NUMBER: 13 OF 17


DOCUMENT NUMBER: 105_D03400_00A

CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRODEVICES INC.
© 2016 Advanced Micro Devices


This AMD Board schematic and design is the exclusive property of AMD, and is provided only to the customer under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding the contents and design, including, but not limited to, any copyright, patent, or trademark, or otherwise, for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information contained herein.

TITLE: BANKS DT

Regulator for M0D0



AMD - PLATFORM HARDWARE ENG #48, No.1387, ZHANGDONG ROAD SHANGHAI, CHINA 201203				CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRODEVICES INC. © 2016 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided only to the customer under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding the accuracy and design, including, but not limited to, the proper assembly or construction of the board for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.	
SHEET: M0D0		REV: 1.0		TITLE: BANKS DT	
DATE: Thu Feb 04 02:22:49 2016		SHEET NUMBER: 15 OF 17			
DOCUMENT NUMBER: 105_D03400_00A					



8

7

6

5

4

3

2

1

AMD



TITLE:

BANKS DT

DOCUMENT NUMBER:

106_D03400_00A

DATE:

Thu Feb 04 02:22:49 2016

SHEET NUMBER:

17

 OF

17

REV:

1.0

REVISION HISTORY

ENGINEER:

BILLYDENG

NOTES:

NOTE

CONFIDENTIAL AND PROPRIETARY TO AMD/SEMI-CONDUCTORS INC.

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for customer purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of the kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of this information without notice.

C

REV

AMD/semi-conductors

AMD - PLATFORM HARDWARE ENG
#48, No.1387, ZHANGDONG ROAD
SHANGHAI, CHINA 201203

SCH Rev

PCB Rev

Date

REVISION DESCRIPTION

1.00

00A

2/17/16

1 Initial release

17ci203

8

7

6

5

4

3

2

1

D

C

B

A

D

C

B

A