




User	Internal Default Value	Definition
BIF	0	STRAP_BIF_GEN3_DIS_A
	0	STRAP_BIF_CLK_PM_EN
	0	STRAP_BIF_CLK_TX_SWING
	0	STRAP_BIF_VGA_DIS
DCE	0	STRAP_BIF_PORT_CONN[2:0]
	0	STRAP_AUD[1:0]
	0	STRAP_BOARD_CONFIG[2:0]
	0	TBD
Platform	1	STRAP_ROM_CONFIG[2:0]
	0	STRAP_SMBUS_ADDR
	1	STRAP_BIOS_ROM_EN
	1	STRAP_BIOS_ROM_EN


DFTIO

FREE

HBM_DAP

CRACKMON



For differential routing on HDMI 2.0 connection, use dogbone shape antipads for the transitional vias of the same differential pair, and the distance from the via edge to the shape boundary should be




The schematic diagram illustrates the DPB board and its connection to the VEGA50-17. The DPB board is a 16-pin board with the following pinout:

Pin	Signal	Component	Value
1	DPB_B0P	Capacitor	2.0 uF, 6.3V
2	DPB_B0N	Capacitor	2.0 uF, 6.3V
3	DPB_B1P	Capacitor	2.0 uF, 6.3V
4	DPB_B1N	Capacitor	2.0 uF, 6.3V
5	DPB_S0P	Capacitor	2.0 uF, 6.3V
6	DPB_S0N	Capacitor	2.0 uF, 6.3V
7	DPB_B2P	Capacitor	2.0 uF, 6.3V
8	DPB_B2N	Capacitor	2.0 uF, 6.3V
9	DPB_S2P	Capacitor	2.0 uF, 6.3V
10	DPB_S2N	Capacitor	2.0 uF, 6.3V
11	DPB_B3P	Capacitor	2.0 uF, 6.3V
12	DPB_B3N	Capacitor	2.0 uF, 6.3V
13	DPB_DND	Capacitor	2.0 uF, 6.3V
14	DPB_HPD	Capacitor	2.0 uF, 6.3V
15	DPB_T0P_T	Capacitor	2.0 uF, 6.3V
16	DPB_T0P_T	Capacitor	2.0 uF, 6.3V


The DPB board is connected to the VEGA50-17 via a 16-pin connector. The DPB board is powered by a +3.3V_BUS and a +12V_BUS. The DPB board has a DPB_DND pin and a DPB_HPD pin. The DPB board is connected to the VEGA50-17 via a 16-pin connector.





Ensure traces < 5 inches




Ensure traces < 5 inches




OPTIONAL ESD PROTECTION DIODES





STUFF IF USING MP4885G







+12V_EXT_A











MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2018012401 RMA工程課
石阿鋒 (00068760)

remove PCC


MICRO-STAR INT'L CO.,LTD			
MS-V368			
	size	Document	Rev
	Custom	PCC	2.0
Date: Thursday, July 06, 2017		Sheet	18 of 27




LED GREEN "ON" indicates BACO mode



RADEON Lightbar header



MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2018012401 RMA工程課
石阿鋒 (00068760)



MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2018022401 RMA工程課
石阿鋒 (00068760)

REMOVE


MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2018012401 RMA工程課
石阿鋒 (00068760)

MICRO-STAR INT'L CO.,LTD			
MS-V368			
	size	Document	Rev
	Custom	NA	2.0
Date: Thursday, July 06, 2017		Sheet	24 of 27

0	A	10/9/15	Initial schematic creation
	B	6/30/16	Many Changes on PI circuit , Minor Chnages on SMPS
	C	9/30/16	Many Changes on PI circuit , ASIC SYMBOL UPDATED FOR FLASH ROM INTERFACE , flash ROM Si/So swapped , RP1 added
	D	11/29/16	Changes on PI circuit , 100MHz HCSL clock source replced (contact AMD for details)
	E	01/05/17	PI circuit removed , 200R added to DP AUX (6 resistors)
	-00	02/02/17	1.8V/VPP Kelvin resistors dual footprinted , DP AUX (6 resistors changed to 100R) , Changed R4033 to 360R 1206 and moved to 12V_AUX , SMBUS Address note swap , J4001 removed , R115/R116 changed to 61.9R , R205 added


VMON

VMON 3V3 for test mode




LOC_PWR_MON

LOC_PWR_MON



VBUS_CURRENT_ILIM



VBUS_DSCHG

