

PG210 B00

GP107 128b GDDR5, 75W , PCB 5.7"
DVI-D_DL (DP + DP) + HDMI (DP) + DP


TABLE OF CONTENTS

Page	Description
1	Table of Contents
2	Block Diagram
3	PCI Express
4	MEMORY: GPU Partition A/B
5	MEMORY: FBA[31:0]
6	MEMORY: FBA[63:32]
7	MEMORY: FBB[31:0]
8	MEMORY: FBB[63:32]
9	GPU FBVDDQ & 1V8 Decoupling
10	GPU NVVDD & NVVDDS DECOUPLING
11	IFPAB DVI-DL
12	IFPD DP
13	IFPC HDMI
14	IFPEF UNUSED
15	MISC1: Fan, Thermal, JTAG, GPIO
16	MISC2: ROM, XTAL, Straps
17	Power Inputs and Filtering
18	Power Sequence
19	PS: NV3V3 & NV12V
20	PSI: 1V8
21	PSII: 5V & 12V_FAN
22	PS III: PEXVDD
23	PS IV: FBVDDQ
24	PS V: NVVDD OVR2+1
25	PS V: NVVDD Phase 1,2
26	PS V: NVVDD Phase 3
27	MECH: Bracket/Thermal


V335-10 TABLE OF CONTENTS

Page	Description
11	Change J3 library and footprint
12	Change J1 library and footprint
13	Change J2 library and footprint
15	Remove 2pin Fan control
17	Change J6/L3/L11 library and footprint
20	Add co-lay LDO
23	Change to UP1537 circuit Add co-lay SY8288A
25	change Q9/Q11/L9/L10 library and footprint
26	change Q7/L8 library and footprint
27	Add Logo LED circuit

Block Diagram






MEMORY: GPU Partition A/B




MEMORY: FBA Partition 63..32


CMD	0..31	32..63
CMD0	CP	CS*
CMD1	A0_BA3	A0_BA3
CMD2	A0_BA0	A0_BA0
CMD3	A0_BA1	A0_BA1
CMD4	A0_BA2	A0_BA2
CMD5	WE*	WE*
CMD6	A7_AB	A7_AB
CMD7	AB_A11	AB_A11
CMD8	AB*	AB*
CMD9	A12_RFU	A12_RFU
CMD10	A0_A10	A0_A10
CMD11	A1_AB	A1_AB
CMD12	RA0*	RA0*
CMD13	RS1*	RS1*
CMD14	CR*	CR*
CMD15	CA0*	CA0*
CMD16		
CMD17		
CMD18		
CMD19		
CMD20		
CMD21		
CMD22		
CMD23		
CMD24		
CMD25		
CMD26		
CMD27		
CMD28		
CMD29		
CMD30		
CMD31		





PLACE Directly Under DRAM



PLACE AT THE PACKAGE KEEPOUT/PERIMETER OF THE DRAM






PLACE Around DRAM




MEMORY: FBB Partition 63..32


CMD	0..31	32..63
CMD0	CS*	
CMD1	AS, BA3	
CMD2	A2, BA0	
CMD3	A1, BA2	
CMD4	AS, BA1	
CMD5	WE*	
CMD6	A7, AB	
CMD7	AE, A11	
CMD8	AB*	
CMD9	A12, RFU	
CMD10	A0, A10	
CMD11	A2, AB	
CMD12	RA5*	
CMD13	CS*, ST*	
CMD14	CK*	
CMD15	CA5*	
CMD16		CS*
CMD17		AS, BA3
CMD18		A2, BA0
CMD19		A1, BA2
CMD20		AS, BA1
CMD21		WE*
CMD22		A7, AB
CMD23		AE, A11
CMD24		AB*
CMD25		A12, RFU
CMD26		A0, A10
CMD27		A2, AB
CMD28		RA5*
CMD29		CS*, ST*
CMD30		CK*
CMD31		CA5*






PLACE Directly Under DRAM







PLACE AT THE PACKAGE KEEPOUT/PERIMETER OF THE DRAM




PLACE Around DRAM



GPU FBVDDQ & 1V8 Decoupling




IFPAB DVI-DL




MICRO-STAR INT'L CO.,LTD
MS-V335

Size Custom	Document Description 11_IFPAB DVI-DL	Rev 1.0
Date: Tuesday, August 23, 2016		Sheet 11 of 28


IFPD DP



IFPC HDMI



IFPEF UNUSED




MISC2: ROM, XTAL, Straps



ROM_SO	ROM_SI	ROM_SCLK	SOR_EXPOSED[3:0]	1:ENABLE 0:DISABLE
L	L	L	1111	Default
L	L	H	1110	
L	H	L	1101	
L	H	H	1100	
H	L	L	1011	
H	L	H	1010	
H	H	L	1001	
H	H	H	1000	
L	L	M	0111	
L	M	L	0110	
L	M	H	0101	
L	H	M	0100	
H	L	M	0011	
H	M	L	0010	
H	M	H	0001	
H	H	M	0000	

STRAP2	STRAP1	STRAP0	RAMCFG[4:0]	
L	L	L	0000	Samsung B-Die 8Gb 256Mx32
L	L	H	0001	Micron F-Die 8Gb 256Mx32
L	H	L	0010	Hynix M-Die 8Gb 256Mx32
L	H	H	0011	
H	H	L	0110	Hynix A-Die 4Gb 128Mx32
H	H	H	0111	Samsung E-Die 4Gb 128Mx32
L	L	M	1000	Micron B-Die 4Gb 128Mx32
L	M	L	1001	

STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	H	1	0	1	0
L	M	L	1	0	0	1
L	L	M	1	0	0	0
H	H	H	0	1	1	1
H	H	L	0	1	1	0
H	L	H	0	1	0	1
H	L	L	0	1	0	0
L	H	H	0	0	1	1
L	H	L	0	0	1	0
L	L	H	0	0	0	1 DEFAULT
L	L	L	0	0	0	0



H=High :Tied to 1.8V
M=Middle:Tied to 0.9V
L=Low :Tied to 0V




1:SMB_ALT_ADDR ENABLE
0:SMB_ALT_ADDR DISABLE

1:DEVID_SEL REBRAND
0:DEVID_SEL ORIGINAL


1:PCIE_CFG LOW POWER
0:PCIE_CFG HIGH POWER

1:VGA_DEVICE ENABLE
0:VGA_DEVICE DISABLE




Smart Fan


XTALOUTBUFF	Volatge	SmartFan PWM	GPIO/PWM at the FAN
Low	0V	GPIO Disabled	100%
Middle	0.9V	66% PWM	33% PWM (Typical)
High	1.8V	33% PWM	66% PWM




Power Inputs and Filtering




Power sequence



PSII:5V & 12V_FAN



PS V: NVVDD Phase 1,2



Mechanical: Bracket/Thermal Solution

Brackets:

