

PG410 A01

GP106 8GB/4GB GDDR5, 256b, 256Mx32/128MX32
Tall DVI-D + DP + DP + HDMI/DP + DP



TABLE OF CONTENTS



Page	Description
1	Table of Contents
2	Block Diagram
3	PCI Express
4	GPU FB_AB
5	MEMORY: FBA[31:0]
6	MEMORY: FBA[63:32]
7	MEMORY: FBB[31:0]
8	MEMORY: FBB[63:32]
9	MEM FB_AB PWR
10	GPU FB_CD
11	MEMORY: FBC[31:0]
12	MEMORY: FBC[63:32]
13	MEMORY: FBD[31:0]
14	MEMORY: FBD[63:32]
15	MEM FB_CD PWR
16	GPU PWR & GND
17	GPU Decoupling
18	IFPAB DVI-D-DL
19	IFPE DP
20	IFPF DP
21	IFPC HDMI/DP
22	IFPD DP
23	MIOA/B Interface and Frame Lock
24	MISC1: Fan, Thermal, JTAG, GPIO,STEREO
25	MISC2: ROM, XTAL,STRAPS


Page	Description
26	PS: 1V8_PLL, 1V8_AON
27	PS: 5V, PEX_VDD
28	PS: NV3V3, NV12V
29	PS: FBVDD
30	PS: NVVDD Controller
31	PS: NVVDD Phase 1,2 & 3
32	PS: NVVDD Rail Balance Login & Dynamic Phase
33	PS: Input, Filtering, and Monitoring
34	PS: 12V Power Steering,PSI Control & LED
35	PS: Shut Down and Sequencing
36	PS: GC6 MISC
37	MECH

6.1
1. 1V8 NVVDD_VREF 網路
2. 1V8 LED 網路
3. 1V8 COLAY 網路
4. 1V8 HDMI DP COLAY

	MICRO-STAR INT'L CO.,LTD		
	MS-V328		
	Size	Document Description	Rev
	Custom	01	6.1
Date: Monday, July 18, 2016		Sheet 1 of 37	







1

2

3

4

5




1


2

3

4





5








GDDR5 CMD Mapping

CMD	G-31	32-63
CM00	CAS*	
CM01	CHE*	
CM02	RST*	
CM03	RAO*	
CM04	AL_A0	
CM05	AL_A02	
CM06	AL2_RFU	
CM07	AB*	
CM08	AL_A11	
CM09	A1_A0	
CM10	WE*	
CM11	AS_BA1	
CM12	AS_BA2	
CM13	AL_BA0	
CM14	AL_BA2	
CM15	CS*	
CM16		CAS*
CM17		CHE*
CM18		RST*
CM19		RAO*
CM20		AL_A0
CM21		AL_A02
CM22		AL2_RFU
CM23		AB*
CM24		AL_A11
CM25		A1_A0
CM26		WE*
CM27		AS_BA1
CM28		AS_BA2
CM29		AL_BA0
CM30		AL_BA2
CM31		CS*







MICRO-STAR INT'L CO.,LTD		
MS-V328		
Size	Document Description	Rev
Custom	13	6.0
Date: Tuesday, July 12, 2016		Sheet 13 of 37



MICRO-STAR INT'L CO.,LTD

MS-V328

Size	Document Description	Rev
Custom	14	6.0
Date: Tuesday, July 12, 2016		Sheet 14 of 37

FBVDD


FBVDO

NVVDD

NVVDD



1V8_AON


1V8_MAIN




Two cases to be considered:


1. DP AUX to DP connector: AUX AC coupled
2. DP AUX to DP-DVI dongle: AUX pass through










Pad Overlap R1042 & R1043










PEX PLL Switcher





5V Switcher



PEX_VDD DISCHARGE










	MICRO-STAR INT'L CO.,LTD		
	MS-V328		
	Size	Document Description	Rev
	Custom	30	6.0
Date: Tuesday, July 12 2016		Sheet	30 of 37

Pgae 31:NVVDD/PHASE1_2




MICRO-STAR INT'L CO.,LTD
MS-V328

Size Custom	Document Description NVDD/PHASE1_2	Rev 6.0
Date: Tuesday, July 12, 2016		Sheet 31 of 37




12V CURRENT STEERING (UNDER POWER BOOT):

GUIDES CURRENT FROM PEX EDGE TO PEX 6 PIN INPUT AREA



PEX Input - Power Level/PSI* Control







GeForce Logo LED



remove GC6 FB ENABLE
remove GPU_EVENT*
remove PEX_CLKREQ*
PEX_RST# LOGIC

Accept 3V3 Logic

PEX_RST#
RT13 0.01uF COMMON
PEX_RST#






LED Connector




MICRO-STAR INT'L CO.,LTD		
MS-V328		
Size	Custom	Document Description
Date	Tuesday, July 12, 2016	Rev 6.0
Sheet 36 of 37		

Brackets:



Mechanical Holes Symbol



GPU Stiffner

