

PG301 A02

Comanche 192b GDDR5, <150W, 2-way SLI
Tall DVI-I + DP + DP + DP/HDMI + DP

TABLE OF CONTENTS

Page	Description
1	Table of Contents
2	Block Diagram
3	PCI Express
4	MEMORY: GPU Partition A/B
5	MEMORY: FBA[31:0]
6	MEMORY: FBA[63:32]
7	MEMORY: FBB[31:0]
8	MEMORY: FBB[63:32]
9	MEMORY: GPU Partition C
10	MEMORY: FBC[31:0]
11	MEMORY: FBC[63:32]
12	GPU PWR and GND
13	GPU Decoupling
14	DACA Interface
15	IFPAB DVI-I-DL
16	IFPEF with IFPE DP
17	IFPF DP
18	IFPC HDMI/DP
19	IFPD DP
20	MIOA
21	MISC1: Fan, Thermal, JTAG, GPIO
22	MISC2: ROM, XTAL, Straps
23	PS: 5V, PEX_VDD, VID_PLL
24	PS: FBVDD/Q
25	PS: NVVDD Controller OVR4 option

Page	Description
26	PS: NVVDD Phase 1,2
27	PS: NVVDD Phase 3,4
28	[RESERVED]
29	PS: NVVDD OVR2+1 option
30	PS: Inputs, Filtering, and Monitoring
31	PS: Sequence and Shutdown
32	LEDs
33	PS: IOVDD Regulator
34	MECH: Bracket/Thermal

V320-2.0 change item:


- Page15: DVI add esd
- Page18: remove DP colay
- Page20: HDMI add esd
- Page21: 4pin housing colay 6pin housing
- Page25: NVVDD enable phase4
- Page27: Add phase4
- Page29: remove colay NVVDD power solution
- Page30: 12V input bead change to choke
6pin power con colay 8pin con
remove 0603 MLCC colay
- Page32: stuff logo LED

V330-1.0 change item:


- All IOVDD/NV3V3 change to 3V3_F
- Page03 : 1.Remove JATG circuit
2.Remove U502/Q518/R1669/R1670/R663
- Page09 : Remove MEMORY_GPU Partition C
- Page10 : Remove MEMORY_FBC[31_0]
- Page11 : Remove MEMORY_FBC[63_32]
- Page14 : Remove R176 and connect to FB_PLLVDD
- Page15 : 1. Remove LB502/R173/R174 and connect to FB_PLLVDD
2. Remove R171
3. Change J6 footprint
- Page16 : 1.GPU pin AT8 connector to FB_PLLVDD
2.Remove IFPE DP circuit
- Page17 : Remove IFPF DP circuit
- Page18 : GPU pin AT13 connector to FB_PLLVDD
- Page19 : GPU pin AT9 connector to FB_PLLVDD
- Page20 : Remove FRAMELOCK circuit
- Page21 : 1.Remove R183/R185/Q32
2.Remove R641/R642/R595/R555
3.Remove I2CB/GPIO4/GPIO8/GPIO11/GPIO18/GPIO19
4.Remove I2CC/I2CB/GPIO6/GPIO12/GPIO9 level shift
5.Remove JTAG

- Page22 : 1.Remove R628/R1641/R638/C740
2.Remove GPU BUFRST*
- Page23 : 1.Co-lay U12
2.C753 connector to PS1_1V_RS
- Page24 : Change MOS and Choke
- Page26 : Change MOS
- Page27 : Change MOS
- Page30 : 1.Change L20/L21 footprint
2.Add 12V Current Steering circuit
3.Remove some input MLCC
- Page31 : Remove R147/R151/R142/R143/R145
- Page32 : 1.Remove Logo LED circuit
2.Remove IFP_IOVDD circuit
3.Remove R2/DS1
- Page33 : 1.Remove IOVDD Regulator circuit
2.Remove R585/R581/R9
- Page34 : Change BKT1 footprint


Block Diagram








PCI Express




MEMORY: GPU Partition A/B













MEMORY: GPU Partition C/D





MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2017080801 RMA工程課
石阿鋒 (00068760)



MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2017080801 RMA工程課
石阿鋒 (00068760)




GPU PWR and GND




GPU Decoupling



FBVDDQ





NVVDD




DACA Interface






MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2017080801 RMA工程課
石阿鋒 (00068760)




Two cases to be considered:


1. DP AUX to DP connector: AUX AC coupled
2. DP AUX to DP-DVI dongle: AUX pass through



MIOA/SLI Interface




MISC1: Fan, Thermal, JTAG, GPIO




MISC2: ROM, XTAL, Straps

	KEPLER	MAXWELL
STRAP0	USER_BIT [3:0]*	
STRAP1	3GIO_PADCFG_LUT_ADR*	
STRAP2	PCI_DEVID [3:0]*	
STRAP3	SOR_EXPOSED [3:0]*	
STRAP4	DP_PLL_VDD_33V*	
	PEX_MAX_SPEED*	
	PEX_SPD_CHANGE_GEN*	
	*	
ROM_SI	RAMCFG[0]*	RAMCFG[0]*
	RAMCFG[1]*	RAMCFG[1]*
	RAMCFG[2]*	RAMCFG[2]*
	RAMCFG[3]*	RAMCFG[3]*
ROM_SO	VGA_DEVICE*	VGA_DEVICE*
	SMB_ALT_ADDR*	SMB_ALT_ADDR*
	FB[0]_APERTURE_SIZE*	PCIE_CFG*
	FB[1]_APERTURE_SIZE*	DEVID_SEL*
ROM_SCLK	PEX_PLL_EN_TERM100*	SOR0_EXPOSED*
	PCI_DEVID_EXT[5]*	SOR1_EXPOSED*
	SUB_VENDOR*	SOR2_EXPOSED*
	PCI_DEVID_EXT[4]*	SOR3_EXPOSED*

MULTI_STRAP_REF0_GND	
BINARY PRODUCTION	NC
BINARY BRINGUP	NC
MULTILEVEL	40.2k % to GND




MAXWELL		
3.3V	1.85V	0V
GCR+ ISLAND ENABLED	GCR+ DEBUG MODE	GCR+ ISLAND DISABLED



ROM_SI		
SAMSUNG	HYUN	ELPDA
45.3k	PD	30.1k PD


	GND	3V3
5k	0000	1000
10k	0001	1001
15k	0010	1010
20k	0011	1011
25k	0100	1100
30k	0101	1101
35k	0110	1110
45k	0111	1111




17ci203		
MICRO-STAR INT'L CO., LTD		
MS-V330		
Size	Document Description	Rev
Custom	22_MISC_ROM_XTAL_Straps	2.1
Date: Tuesday, February 22, 2016		
Sheet 22 of 36		

PS: 5V, PEX_VDD


5V / DDC SUPPLY




1V PLL SUPPLY



VID PLL SUPPLY




PEXVDD - PEXVDD - LINEAR OPTION



MICRO-STAR INT'L CO.,LTD
MS-V330

Size Custom	Document Description 23_PS_5V, PEX_VDD, VID_PLL	Rev 2.1
Date: Tuesday, February 02, 2016		Sheet 23 of 35


PS: FBVDDQ


$$V_{out} = V_{ref} * (1 + R_{top} / R_{bot})$$
$$V_{out} = V_{ref} * (1 + R_{top} / (R_{bot} || R_{bot1}))$$


GPIO7	FBVDDQ
0	1.38V
1	1.55V

<= DEFAULT

PS: NVVDD Controller





MICRO-STAR INT'L CO.,LTD

MS-V330

Size Custom	Document Description 26_PS_NVDD Phase 1,2	Rev 2.1
Date: Tuesday, February 02, 2016		Sheet 26 of 35













MSI CONFIDENTIAL
00017967
RD(C)2017080801
石阿鋒
[RESERVED]
jonepei (裴亮樂)
RMA工程課
(00068760)



17ci203

			MICRO-STAR INT'L CO.,LTD	
			MS-V330	
Size	Document Description			Rev
Custom	28_[RESERVED]			2.1
Date: Tuesday, February 02, 2016			Sheet	28 of 36

MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2017080801 RMA工程師
石阿鋒 (00068760)

PS: Inputs, Filtering, Monitoring and 12V Current Steering





Note:

2015/11/23	
page: 20	Remove_SLI net
page:21	ADD GPIO11_LOGO_LED NET / Remove_SLI net
page:24	預留 FBVDDQ convertor : NB685
page:25	移除第四相線路,預留關閉二相線路
page:27	移除第四相線路
page:32	新增Logo LED線路/移除SLI LED線路

			MICRO-STAR INT'L CO.,LTD	
			MS-V330	
Size	Document Description			Rev
Custom	Remark			2.1
Date: Tuesday, February 02, 2016			Sheet	35 of 35