



PG611 A00


12GB GDDR5X, 384b, 256Mx32


TALL DVI-D + DP + DP + HDMI/DP + DP


TABLE OF CONTENTS


Page	Description	Page	Description
1	Table of Contents	26	MIOA/B INTERFACE & FRAME LOCK
2	BLOCK DIAGRAM	27	MISC: FAN, THERMAL, JTAG, GPIO, STEREO
3	PCI EXPRESS	28	MISC: ROM, STRAPS
4	MEMORY: GPU PARTITION A/B	29	MISC: XTAL, PLL
5	MEMORY: FBA PARTITION[31:0]	30	PS: 5V, PEXVDD
6	MEMORY: FBA PARTITION[63:32]	31	PS: 1V8 Rails
7	MEMORY: FBB PARTITION[31:0]	32	PS: FBVDDQ
8	MEMORY: FBB PARTITION[63:31]	33	PS: NVVDD Controller_OVR8
9	MEMORY: GPU PARTITION C/D	34	PS: NVVDD Controller_PWR-MODULE
10	MEMORY: FBC PARTITION[31:0]	35	PS: NVVDD Phase 1, 2
11	MEMORY: FBC PARTITION[63:32]	36	PS: NVVDD Phase 3, 4
12	MEMORY: FBD PARTITION[31:0]	37	PS: NVVDD Phase 5
13	MEMORY: FBD PARTITION[63:32]	38	PS: NVVDD Phase 6, 7
14	MEMORY: GPU PARTITION E/F	39	PS: Dynamic power balance phase
15	MEMORY: FBE PARTITION[31:0]	40	PS: Dynamic power balance logic
16	MEMORY: FBE PARTITION[63:32]	41	PS: Input, filtering, and Monitoring
17	MEMORY: FBF PARTITION[31:0]	42	PS: Current Sterring, Hot Unplug
18	MEMORY: FBF PARTITION[63:32]	43	PS: NVVDD ENABLE
19	GPU PWR AND GND	44	PS: GC6 MISC
20	GPU DECOUPLING	45	GEFORCE LED AND SLI LED
21	IFPAB DVI-D-DL	46	PS: NV3V3, NV12V
22	IFPE DP	47	PS: MCU
23	IFPF DP	48	MECH
24	IFPC HDMI/DP	49	VR Thermal Protection
25	IFPD DP		

















































PEX PLL Switcher

$$V_{out} = V_{ref} * (1 + R_{top}/R_{bot})$$
$$1.008 = 0.6 * (1 + 6.81K/10K)$$










MICRO-STAR INT'L CO.,LTD

MS-V360

Size	Document	Description	Rev
Custom	PS: NVVDD CONTROLLER_PWR-MODULE		2.0
Date: Friday, March 03, 2017		Sheet	34 of 50







MICRO-STAR INT'L CO.,LTD
MS-V360


Size Custom	Document Description PS:NVDD Phase 6,7	Rev 2.0
Date: Friday, March 03, 2017		Sheet 38 of 50



MICRO-STAR INT'L CO.,LTD			
MS-V360			
Size	Document	Description	Rev
Custom	Dynamic Power Balance Phases		2.0
Date: Friday, March 03, 2017		Sheet	39 of 50




MICRO-STAR INT'L CO.,LTD			
MS-V360			
Size	Document	Description	Rev
Custom	PS: Dynamic Power Balance Logic		2.0
Date: Friday, March 03, 2017		Sheet	40 of 50




Remove PEX_CLKREQ*

Remove GPU_EVENT*

FBVDD/Q ENABLE



PEX_RST# LOGIC



Remove LED HEADER(GEFORCE ONLY)

[illegible]

1

2

3

4

5

1

2

3

4

5



MICRO-STAR INT'L CO.,LTD

MS-V360

Size	Document	Description	Rev
Custom	MCU		2.0
Date: Friday, March 03, 2017			Sheet 47 of 50

A

B

C

D


E

F




G

H


Brackets:




Screw



Mechanical Holes Symbol



GPU HOLES SYMBOL





MICRO-STAR INT'L CO.,LTD			
MS-V360			
Size	Document	Description	Rev
Custom	VR THERMAL PROTECTION		2.0
Date: Friday, March 03, 2017		Sheet	49 of 50

