



PG413 A00


GP104 - 8GB GDDR5X, 256b, 256Mx32
Tall DVI-D + DP + DP + DP/HDMI + DP


TABLE OF CONTENTS


Page	Description	Page	Description	V336-3.0	Change List	V336-3.1	Change List
1	Table of Contents	26	PS: FBVDD	01	Remove JTAG/POWER BRAKE circuit	39	ENE3574 VCC power change to 3V3_F
2	Block Diagram	27	PS: NVVDD_OVR8	14	Remove FBVDD_SENSE_RTN resistor		
3	PCI Express	28	PS: Blank Page	17	Change DP Library/Footprint		
4	MEMORY: GPU Partition A/B	29	PS: NVVDD Phase 1-4	18	Change DP Library/Footprint		
5	MEMORY: FBA[31:0]	30	PS: NVVDD Phase 5 & 6	19	Change HDMI Library/Footprint		
6	MEMORY: FBA[63:32]	31	PS: Blank Page		Remove co-lay DP		
7	MEMORY: FBB[31:0]	32	PS: Dynamic Power Balance Phases	20	Change DP Library/Footprint		
8	MEMORY: FBB[63:32]	33	PS: Dynamic Power Balance Logic	21	Remove MIOA/B FRAME LOCK circuit		
9	MEMORY: GPU Partition C/D	34	PS: NV3V3, NV12V	22	Remove Thermal IC		
10	MEMORY: FBC[31:0]	35	PS: Inputs, Filtering, and Monitoring		Remove GPIO19_STEREO Circuit		
11	MEMORY: FBC[63:32]	36	PS: Shutdown and Sequencing		Remove Unused GPIO		
12	MEMORY: FBD[31:0]	37	PS: 12V Current Steering PSI Control and LED	24	Remove co-lay APW8713AQBI-TRG, BUCK		
13	MEMORY: FBD[63:32]	38	MECH: Bracket/Thermal	25	Remove 12V_PEX_MISC option		
14	GPU PWR and GND			26	FBVDD controller circuit change to Page 27		
15	GPU Decoupling			28	Copy NVVDD controller circuit from V323-0b		
16	IFPAB DVI-D-DL			29	Copy driver/MOS circuit from V323-0b		
17	IFPE DP			30	Copy driver/MOS circuit from V323-0b		
18	IFPEF DP			32	Remove Dynamic Power Balance Phases		
19	IFPC HDMI 2.0/DP			33	Remove Dynamic Power Balance Phases		
20	IFPD DP			34	Remove Unused GPIO circuit		
21	MIOA/B Interface and Frame Lock			35	Change Input power connector to 6+8		
22	MISC1: Fan, Thermal, JTAG, GPIO, Stereo			36	Add 6pin POWER CONNECTOR HOT-UNPLUG DETECT		
23	MISC2: ROM, XTAL, Straps			37	Add 6pin PEX Input - Power Level/PSI* Control		
24	PS: 1V8, 1V8_AON			39	Add LED_CONTROLLER_ENE3574		
25	PS: 5V, PEX_VDD						





























FBVDD




NVVD




NVVD




1V8_AON




VDD18





Two cases to be considered:
1. DP AUX to DP connector: AUX AC coupled
2. DP AUX to DP-DVI dongle: AUX pass through





1. DP AUX to DP connector: AUX AC coupled
2. DP AUX to DP-DVI dongle: AUX pass through








Two cases to be considered:

1. DP AUX to DP connector: AUX AC coupled
2. DP AUX to DP-DVI dongle: AUX pass through







MICRO-STAR INT'L CO.,LTD
MS-V336

Size	Document Description	Re
Custom	MISC1: Fan, Thermal, JTAG, GPIO, STEREO	3
Date: Thursday, July 07, 2016	Sheet 22 of 40	

STRAP2	STRAP1	STRAP0	RAMCFG[4:0]
L	L	L	00000
L	H	L	00010
L	H	H	00011
H	H	L	00110
H	H	H	00111
ROM_SO	ROM_SI	ROM_SCLK	SOR_EXPOSED[3:0]
L	L	L	1111 DEFAULT
L	L	H	1110 SORO/1/2/3 ENABLE
L	H	L	1101
L	H	H	1100
H	L	L	1011
H	L	H	1010
H	H	L	1001
H	H	H	1000
L	L	M	0111
L	M	L	0110
L	M	H	0101
L	H	M	0100
H	L	M	0011
H	M	L	0010
H	M	H	0001
H	H	M	0000

STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	H	1	0	1	0
L	L	M	1	0	0	0
H	H	H	0	1	1	1
H	H	L	0	1	1	0
H	L	H	0	1	0	1
H	L	L	0	1	0	0
L	H	H	0	0	1	1
L	H	L	0	0	1	0
L	L	H	0	0	0	1 DEFAULT
L	L	L	0	0	0	0




H=High :Tied to 1.8V
M=Middle:Tied to 0.9V
L=Low :Tied to 0V

1:SMB_ALT_ADDR ENABLE
0:SMB_ALT_ADDR DISABLE


1:DEVID_SEL REBRAND
0:DEVID_SEL ORIGINAL

1:PCIE_CFG LOW POWER
0:PCIE_CFG HIGH POWER

1:VGA_DEVICE ENABLE
0:VGA_DEVICE DISABLE



CFG[3:0]	Config	Width	Vendor
0000	256Mx32	256-bit	Micron
0001	Reserved		
0010	Reserved		
0011	Reserved		
0100	Reserved		
0101	Reserved		
0110	Reserved		
0111	Reserved		





XTALOUTBUFF		
1.8V	0.9V	0V
50% PWM	20% PWM	DISABLED (200%)



MICRO-STAR INT'L CO.,LTD

MS-V336


Size	Custom	Document Description	MISC2: ROM, XTAL, Straps	Rev	3.1
Date:	Thursday, July 07, 2016	Sheet	23	of	40









```
PR24 = 16.5K / OCP = 500A
PR77 = 33.2K / Frqe. = 300Khz
PR6 = PR7 = 0R / LOADLINE = 0
```



MICRO-STAR INT'L CO.,LTD
MS-V323

Size Custom	Document Description PS: NVDD_OVR8	Rev 3.1
Date: Thursday, July 07, 2016		Sheet 28 of 40





MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2017092201 RMA工程課
石阿鋒 (00068760)




MICRO-STAR INT'L CO.,LTD		
MS-V336		
Size	Document Description	Rev
Custom	PS: Blank Page	3.1
Date: Monday, July 04, 2016		Sheet 31 of 40

MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2017092201 RMA工程課
石阿鋒 (00068760)


	MICRO-STAR INT'L CO.,LTD		
	MS-V336		
	Size	Document Description	Rev
	Custom	Dynamic Power Balance Phases	3.1
	Date: Monday, July 04, 2016		Sheet 32 of 40


MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2017092201 RMA工程師
石阿鋒 (00068760)

	MICRO-STAR INT'L CO.,LTD		
	MS-V336		
	Size	Document Description	Rev
	Custom	PS: Dynamic Power Balance Logic	3.1
Date: Monday, July 04, 2016			Sheet 33 of 40




Remove













PEX 3V3 INPUT - 10W



PEX 12V INPUT - 66W








LED HEADER
(COMMON)

Remove Logo LED




SLI LED (GEFORCE ONLY)




MICRO-STAR INT'L CO.,LTD
MS-V336

Size Custom	Document Description PS: 12V Current Steering, PSI Control, and LED	Rev 3.1
Date: Thursday, July 07, 2016		Sheet 37 of 40

Brackets:



GPU Stiffner



MICRO-STAR INT'L CO.,LTD			
MS-V336			
Size	Document	Description	Rev
Custom	Mechanical	Bracket/Thermal Solution	3.1
Date: Thursday, July 07, 2016		Sheet	38 of 40

MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2017092201 RMA工程課
石阿鋒 (00068760)

	MICRO-STAR INT'L CO.,LTD		
	MS-V336		
	Size	Document Description	Rev
	Custom	VOLTAGE SUPERVISOR	3.1
	Date: Monday, July 04, 2016		Sheet 40 of 40