



PG611 A00


12GB GDDR5X, 384b, 256Mx32
TALL DVI-D + DP + DP + HDMI/DP + DP


TABLE OF CONTENTS


Page	Description
1	Table of Contents
2	BLOCK DIAGRAM
3	PCI EXPRESS
4	MEMORY: GPU PARTITION A/B
5	MEMORY: FBA PARTITION[31:0]
6	MEMORY: FBA PARTITION[63:32]
7	MEMORY: FBB PARTITION[31:0]
8	MEMORY: FBB PARTITION[63:31]
9	MEMORY: GPU PARTITION C/D
10	MEMORY: FBC PARTITION[31:0]
11	MEMORY: FBC PARTITION[63:32]
12	MEMORY: FBD PARTITION[31:0]
13	MEMORY: FBD PARTITION[63:32]
14	MEMORY: GPU PARTITION E/F
15	MEMORY: FBE PARTITION[31:0]
16	MEMORY: FBE PARTITION[63:32]
17	MEMORY: FBF PARTITION[31:0]
18	MEMORY: FBF PARTITION[63:32]
19	GPU PWR AND GND
20	GPU DECOUPLING
21	IFPAB DVI-D-DL
22	IFPE DP
23	IFPF DP
24	IFPC HDMI/DP
25	IFPD DP


Page	Description
26	MIOA/B INTERFACE & FRAME LOCK
27	MISC: FAN, THERMAL, JTAG, GPIO, STEREO
28	MISC: ROM, STRAPS
29	MISC: XTAL, PLL
30	PS: 5V, PEXVDD
31	PS: 1V8 Rails
32	PS: FBVDDQ
33	PS: NVVDD Controller_OVR8
34	PS: NVVDD Controller_PWR-MODULE
35	PS: NVVDD Phase 1, 2
36	PS: NVVDD Phase 3, 4
37	PS: NVVDD Phase 5
38	PS: NVVDD Phase 6, 7
39	PS: Dynamic power balance phase
40	PS: Dynamic power balance logic
41	PS: Input, filtering, and Monitoring
42	PS: Current Sterring, Hot Unplug
43	PS: NVVDD ENABLE
44	PS: GC6 MISC
45	GEFORCE LED AND SLI LED
46	PS: NV3V3, NV12V
47	PS: MCU
48	MECH
49	VR Thermal Protection
















































STRAP2	STRAP1	STRAP0	RAMCFG[4:0]	
L	L	L	00000	
L	H	L	00010	
L	H	H	00011	
H	H	L	00110	
H	H	H	00111	
ROM_SO	ROM_SI	ROM_SCLK	SOR_EXPOSED[3:0]	1=ENABLE 0=DISABLE
L	L	L	1111 DEFAULT	SOR0/1/2/3 ENABLE
L	L	H	1110	
L	H	L	1101	
L	H	H	1100	
H	L	L	1011	
H	L	H	1010	
H	H	L	1001	
H	H	H	1000	
L	L	M	0111	
L	M	L	0110	
L	M	H	0101	
L	H	M	0100	
H	L	M	0011	
H	M	L	0010	
H	M	H	0001	
H	H	M	0000	

STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	H	1	0	1	0
L	M	L	1	0	0	1
L	L	M	1	0	0	0
H	H	H	0	1	1	1
H	H	L	0	1	1	0
H	L	H	0	1	0	1
H	L	L	0	1	0	0
L	H	H	0	0	1	1
L	H	L	0	0	1	0
L	L	H	0	0	0	1 DEFAULT
L	L	L	0	0	0	0


H=High :Tied to 1.8V
M=Middle:Tied to 0.9V
L=Low :Tied to 0V

1:SMB_ALT_ADDR ENABLE
0:SMB_ALT_ADDR DISABLE


```
1:DEVID_SEL REBRAND
0:DEVID_SEL ORIGINAL
```

1:PCIE_CFG LOW POWER
0:PCIE_CFG HIGH POWER

```
1:VGA_DEVICE ENABLE
0:VGA_DEVICE DISABLE
```






PEX PLL Switcher






MICRO-STAR INT'L CO.,LTD
MS-V360



Size Custom	Document Description PS: 5V, PEX_VDD	Rev 1.0
Date: Friday, March 31, 2017		Sheet 30 of 50















MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2017083001 RMA工程課
石阿鋒 (00068760)


	MICRO-STAR INT'L CO.,LTD		
	MS-V366		
	Size	Document Description	Rev
	Custom	Dynamic Power Balance Phases	1.0
Date: Wednesday, March 29, 2017			Sheet 39 of 50

MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2017083001 RMA工程課
石阿鋒 (00068760)


	MICRO-STAR INT'L CO.,LTD		
	MS-V366		
	Size	Document Description	Rev
	Custom	PS: Dynamic Power Balance Logic	1.0
Date: Wednesday, March 29, 2017			Sheet 40 of 50




PEX_12V INPUT - 66W




PEX8 INPUT 2 - 2x4 PCIe CON 150W




PEX 3V3 INPUT - 10W



PEX_6 INPUT1 - 2x4 PCIe CON 150W



PEX_6 INPUT1 - 2x4 PCIe CON 150W





0.254

STUFF FOR 8-PIN CONNECTOR
OR REVERSE CPU 8-PIN CONNECTOR

	MICRO-STAR INT'L CO.,LTD		
	MS-V366		
	Size	Document Description	Rev
	Custom	PS: Inputs, Filtering, and Monitoring	1.0
Date: Friday, March 31, 2017		Sheet	41 of 50


GUIDES CURRENT FROM PEX EDGE TO PEX 8 PIN INPUT AREA

For OpenVreg Type4 + Phase Doubler, 2 phase PSi mode



MS-V366

Size Custom	Document Description PS: 12V Current Steering & Hot Unplug Detect	Re: 1
Date: Friday, March 31, 2017	Sheet 42 of 50	



Remove GPU_EVENT*

FBVDD/Q_ENABLE

1N393

2VQ_F

R1309 10k

R789 10k

R11 0000012-W08

R773 0ohm

R784 0ohm

R1281 0ohm

C10 0.01uF

C11 0.01uF

C12 0.01uF

PS_V18_PGOOD

PS_V18_OVREG_PGOOD

PS_V18_PGOOD_R_FB


PS_FBVDQ_EN_OR

PS_FBVDQ_EN

Remove GPIO1_GC6_FB_EN


Remove PS_V18_AON_EN

	MICRO-STAR INT'L CO.,LTD		
	MS-V366		
	Size Custom	Document GC6 MSC	Description Rev 1.0
	Date: Friday, March 31, 2017		Sheet 44 of 50


[illegible]

Remove LED HEADER(GEFORCE ONLY)

SLI LED (GEFORCE ONLY)





	MICRO-STAR INT'L CO.,LTD		
	MS-V366		
	Size	Document Description	Rev
	Custom	GEFORCE LED & SLI LED	1.0
Date: Friday, March 31, 2017		Sheet	45 of 50




MICRO-STAR INT'L CO.,LTD
MS-V366

Size Custom	Document Description NV3V3, NV12V	Re 1
Date: Friday, March 31, 2017	Sheet 46 of 50	








Brackets:




Screw



Mechanical Holes Symbol





GPU HOLES SYMBOL





MICRO-STAR INT'L CO.,LTD
MS-V366

Size Custom	Document Description Mechanical: Bracket/Thermal Solution	Rev 1
Date: Friday, March 31, 2017		Sheet 48 of 50









27.31.32.33.48
27.31.32.33.48



每顆靠近IC電腳pin






總點接 J10 線路只到燈條另外一顆再按 J16，串接 D11

外 接 LED 燈

串 接 1011

外 接 LED 燈



MSI	MICRO-STAR INT'L CO., LTD		
	MS-V366		
Size	Document Description	Rev	
Custom	LED_CONTROLLER_ENE3574	1.0	
Date: Friday, March 31, 2017		Sheet	50 of 50