

PG180-A02

256b GDDR6 x16

TALL DP + DP + DP + HDMI/DP + USB

TABLE OF CONTENTS

Page Description



1	Table of Contents
2	Block Diagram
3	PCI Express
4	PCI Termination
5	MEMORY: GPU Partition A/B
6	MEMORY: FBA Partition 31..0
7	MEMORY: FBA Partition 63..32
8	MEMORY: FBB Partition 31..0
9	MEMORY: FBB Partition 63..32
10	MEMORY: GPU Partition C/D
11	MEMORY: FBC Partition 31..0
12	MEMORY: FBC Partition 63..32
13	MEMORY: FBD Partition 31..0
14	MEMORY: FBD Partition 63..32
15	GPU PWR and GND
16	GPU Decoupling
17	GPU DECOUPLING
18	IFPAB TALL-DP
19	IFPE DP
20	IFPF USBC
21	IFPC HDMI 2.0/DP
22	IFPD DP
23	NVHS INTERFACE
24	MISC: FAN,THERMAL,JTAG,GPIO,STEREO
25	MISC3: ROM, STRAPS

Page Description


26	MISC: XTAL, PLL
27	MISC: USB PPC
28	PS: USB VR
29	PS: 5V, 5V BACKUP
30	PS: PEXVDD, 1V8
31	PS: FBVDD CONTROLLER
32	PS: FBVDD CONTROLLER OVR3
33	PS: FBVDD PHASE 1, 2
34	PS: NVVDD CONTROLLER OVR8
35	PS: NVVDD Phase 1, 2
36	PS: NVVDD Phase 3, 4
37	PS: NVVDD Phase 5, 6
38	PS: NVVDD Phase 7, 8
39	PS: INPUT SWITCH RTD3
40	PS: INPUT SWITCH RTD3 USB
41	PS: INPUT SWITCH RAIL BALANCE
42	PS: 12V CURRENT STEERING
43	PS: VR THERMAL PROTECTION
44	PS: INPUTS, FILTERING AND MONITORING
45	PS: CURRENT STEERING,HOT UNPLUG DETECT
46	PS: PRE-FILTER
47	SEQUENCE: 5V, 1V8, NV3V3 ENABLE
48	SEQUENCE: NV, PEX, FB ENABLE
49	SEQUENCE: PCIE VOLTAGE MONITOR
50	SEQUENCE: DISCHARGE

Page Description



51	SEQUENCE: MISC
52	LED & FAN HEADERS
53	LED 2
54	Mechanical: Bracket/Thermal Solution





	VOLTAGE	MAX_CURRENT	MIN_WIDTH
12V	12V	5.5A	0.406
3V3	3.3V	3.0A	0.400
GND	0V	8.5A	0.300





MICRO-STAR INT'L CO.,LTD			
MS-V373			
Document	Description	PCI Express	Rev 1.0
Revision: July 06 2018	Sheet	3	of 84


































NVVDD


FBVDDQ


















Remove SLI





H=High .Tied to 1.8V
M=Middle:Tied to 0.9V
L=Low .Tied to 0V

STRAP2	STRAP1	STRAP0	RAMCFG[4:0]	
L	L	L	00000	RAMCFG TBD
L	L	H	00001	RAMCFG TBD
L	H	L	00010	RAMCFG TBD
L	H	H	00011	RAMCFG TBD
H	H	L	00110	RAMCFG TBD
H	H	H	00111	RAMCFG TBD

DEFAULT

ROM_SO	ROM_SI	ROM_SCLK	DUMMY[2:0],FS_OVERT	1:ENABLE 0:DISABLE
L	L	L	XXX1	FS_OVERT ENABLE
L	L	M	XXX0	FS_OVERT DISABLE





DEFAULT


STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	H	1	0	1	0
L	L	M	1	0	0	0
H	H	H	0	1	1	1
H	H	L	0	1	1	0
H	L	H	0	1	0	1
H	L	L	0	1	0	0
L	H	L	0	0	1	0
L	L	H	0	0	0	1
L	L	L	0	0	0	0


- 1:SMB_ALT_ADDR ENABLE
0:SMB_ALT_ADDR DISABLE
- 1:DEVID_SEL REBRAND
0:DEVID_SEL ORIGINAL
- 1:PCIE_CFG LOW POWER
0:PCIE_CFG HIGH POWER
- 1:VGA_DEVICE ENABLE
0:VGA_DEVICE DISABLE

Default


RAMCFG[4:0]	DENSITY	WIDTH	VENDOR
00000	8Gb	256-bit	Samsung
00001	8Gb	256-bit	Micron
00010	8Gb	256-bit	Hynix
00110	16Gb	256-bit	Samsung
00111	16Gb	256-bit	Samsung









	MICRO-STAR INT'L CO.,LTD		
	MS-V373		
Size Custom	Document	Description MISC: USB PPC	Rev 1.0
Date: Monday, July 16, 2018		Sheet	27 of 54





MICRO-STAR INT'L CO.,LTD
MS-V373

Size Custom	Document Description PS: PEXVDD, 1V8	Rev 1.0
Date: Monday, July 16, 2018		Sheet 30 of 54




MICRO-STAR INT'L CO.,LTD

MS-V373


Size Custom	Document Description PS: PEXVDD, 1V8	R
----------------	---	---





[illegible]


Size	Document Description	Rev
Custom	PS: NVDD CONTROLLER OVR8	1.0
Date: Monday, July 16, 2018		Sheet 34 of 54



MICRO-STAR INT'L CO.,LTD



MS-V373

Size Custom	Document Description PS: NVDD Phase 1, 2	Rev 1.0
Date: Monday, July 16, 2018		Sheet 35 of 54








Date: Monday, July 16, 2018 Sheet 37 of 54



AND GATE LOGIC FOR P-BOARD

GPIO1	GPIO29	SWITCH	VOUT
0	0	0	3V3
0	1	0	3V3
1	0	0	3V3
1	1	1	3V3A






MICRO-STAR INT'L CO.,LTD

MS-V373

Size Custom	Document Description PS: INPUT SWITCH RTD3 USB	Rev 1.0
Date: Monday, July 16, 2018		Sheet 40 of 54







GUIDES CURRENT FROM PEX EDGE TO PEX 6/8 PIN INPUT AREA




GUIDES CURRENT FROM PEX EDGE TO PEX 8 PIN INPUT AREA









PEX6 INPUT 1 - 2x3 PCIe CON 75W




PEX 3V3 INPUT - 10W







PEX_12V INPUT - 66W



PEX8 INPUT 2 - 2x4 PCIe CON 150W







A 2 x 4 auxiliary power connector plug from the power supply unit must not use the 75 W sense coding (Sense1=Open and Sense0=Ground) to avoid end-user confusion.






MICRO-STAR INT'L CO.,LTD

MS-V373


Size Custom	Document Description PS: CURRENT STEERING,HOT UNPLUG DETECT	Rev 1.0
Date: Monday, July 16, 2018		Sheet 45 of 54










MICRO-STAR INT'L CO.,LTD			
MS-V373			
Document	Description		Revision
	SEQUENCE: NV, PEX, FB ENABLE		1.0
Monday, July 16, 2018		Sheet 48	of 54













Size Custom	Document Description LED 2	Rev 1.0
Date: Monday, July 16, 2018		Sheet 53 of 54

Brackets:



Bracket Screw




BOARD STIFFENER


MEC0501
Back Cover
SOCKET_BGA
COMMON

GPU Socket Symbol


BGA SOCKET ASSY



GPU Mounting holes



Mechanical Holes Symbol



STIFFENER