

PG180-A02

256b GDDR6 x16

TALL DP + DP + DP + HDMI/DP + USB

TABLE OF CONTENTS

Page	Description
1	Table of Contents
2	Block Diagram
3	PCI Express
4	PCI Termination
5	MEMORY: GPU Partition A/B
6	MEMORY: FBA Partition 31..0
7	MEMORY: FBA Partition 63..32
8	MEMORY: FBB Partition 31..0
9	MEMORY: FBB Partition 63..32
10	MEMORY: GPU Partition C/D
11	MEMORY: FBC Partition 31..0
12	MEMORY: FBC Partition 63..32
13	MEMORY: FBD Partition 31..0
14	MEMORY: FBD Partition 63..32
15	GPU PWR and GND
16	GPU Decoupling
17	GPU DECOUPLING
18	IFPAB TALL-DP
19	IFPE DP
20	IFPF USBC
21	IFPC HDMI 2.0/DP
22	IFPD DP
23	NVHS INTERFACE
24	MISC: FAN,THERMAL,JTAG,GPIO,STEREO
25	MISC3: ROM, STRAPS

Page	Description
26	MISC: XTAL, PLL
27	MISC: USB PPC
28	PS: USB VR
29	PS: 5V, 5V BACKUP
30	PS: PEXVDD, 1V8
31	PS: FBVDD CONTROLLER
32	PS: FBVDD CONTROLLER OVR3
33	PS: FBVDD PHASE 1, 2
34	PS: NVVDD CONTROLLER OVR8
35	PS: NVVDD Phase 1, 2
36	PS: NVVDD Phase 3, 4
37	PS: NVVDD Phase 5, 6
38	PS: NVVDD Phase 7, 8
39	PS: INPUT SWITCH RTD3
40	PS: INPUT SWITCH RTD3 USB
41	PS: INPUT SWITCH RAIL BALANCE
42	PS: 12V CURRENT STEERING
43	PS: VR THERMAL PROTECTION
44	PS: INPUTS, FILTERING AND MONITORING
45	PS: CURRENT STEERING,HOT UNPLUG DETECT
46	PS: PRE-FILTER
47	SEQUENCE: 5V, 1V8, NV3V3 ENABLE
48	SEQUENCE: NV, PEX, FB ENABLE
49	SEQUENCE: PCIE VOLTAGE MONITOR
50	SEQUENCE: DISCHARGE

Page	Description
51	SEQUENCE: MISC
52	LED & FAN HEADERS
53	LED 2
54	Mechanical: Bracket/Thermal Solution

base on V372-02S change for D18 Z

1. P.23 remove SLI & BRIDGE_LED_VDD & SLI_BRG_PRST*

2. P.52 remove LED change FAN connector

3. P.53 remove LED

4. P.38/44 add FUSE

5. P.5~14 mem add <>

6. P.53 LED use V336-0D

7. P.32 remove



8. P.35~38 dual MOS


9. P.33 change dual MOS

10. P.43 remove


11. P.31 change to UP1666


12. P.21 remove colay DP





[illegible]






































VREFC IS NOT USED IN
1K OHM PULL-DOWN IS
IN PLACE OF THE 1.33K
FOR R75



























H=High :Tied to 1.8V
M=Middle:Tied to 0.9V
L=Low :Tied to 0V


DEFAULT


DEFAULT

Default

RAMCFG[4:0]	DENSITY	WIDTH	VENDOR
00000	8Gb	256-bit	Samsung
00001	8Gb	256-bit	Micron
00010	8Gb	256-bit	Hynix
00110	16Gb	256-bit	Samsung
00111	16Gb	256-bit	Samsung









PIN	ANX	CYP
1	TP	
2	RESET	VBUS_MON
3	NC	NC
4	ROLE_SEL (PD)	CC2
5	NC	VCORN_5V
6	VDDO (3.3V)	CC1
7	VBUS_MON	RESET
8	NC	NC
9	CC2	I2CM_SDA
10	VCORN_5V	I2CM_SCL
11	CC1	HPD
12	VDDD (3.3V)	NC
13	DVDD_IO (1.8V)	NC
14	VBUS_FET_EN	VBUS_FET_EN
15	DSCH_CTL	DSCH_CTL
16	HPD	I2CS_SDA
17	I2CM_SDA	I2CS_SCL
18	I2CM_SCL	NC
19	DVDD_IO (1.8V)	GND
20	NC	VDDO (3.3V)
21	I2CS_SDA	DVDD_IO (1.8V)
22	I2CS_SCL	VCCD (100mF)
23	SINK_CLT (PD)	NC
24	PWR_EN	PWR_EN







MICRO-STAR INT'L CO.,LTD
MS-V373


Size Custom	Document Description Page30:PS_PEXVDD, 1V8	Rev 2.0
Date: Thursday, July 26, 2018		Sheet 30 of 54




MICRO-STAR INT'L CO.,LTD

MS-V373



Size	Document Description	Rev
Custom	Page32:PS_FBVDD CONTROLLER OVR3	2.0
Date: Thursday, July 26, 2018		Sheet 32 of 54







These MLCCs should be placed close to the total current SUM resistors of each phase.










AND GATE LOGIC FOR P-BOARD


GPIO1	GPIO29	SWITCH	VOUT
0	0	0	3V3
0	1	0	3V3
1	0	0	3V3
1	1	1	3V3A








12V CURRENT STEERING (UNDER POWER BOOT):
GUIDES CURRENT FROM PEX EDGE TO PEX 6/8 PIN INPUT AREA





12V CURRENT STEERING (UNDER POWER BOOT):
GUIDES CURRENT FROM PEX EDGE TO PEX 8 PIN INPUT AREA






MICRO-STAR INT'L CO.,LTD			
MS-V373			
Size Custom	Document Description Page42:PS_12V CURRENT STEERING		Rev 2:
Date: Thursday, July 26, 2018	Sheet	42	of 54







MICRO-STAR INT'L CO.,LTD		
MS-V373		
Size	Document Description	Rev
Custom	Page43.PS_VR THERMAL PROTECTION	2.0
Date: Thursday, July 26, 2018		Sheet 43 of 54







STUFF IF USING 2XMUX







PCIE Voltage Monitor



BOM Configuration

OPTIONS	PEX3V3_SENSE	PEX12V_SENSE	OTHER_12V_SENSE
Use Pre-Filter	Pre-Filter NO STUFF U12 NO STUFF Q3,Q5 NO STUFF D15	Pre-Filter NO STUFF U13 NO STUFF Q4	Pre-Filter
Use INA3221	Voltage_Monitor	INA3221 NO STUFF U12 NO STUFF Q4	INA3221
NO INA3221 NO Pre-Filter	Voltage_Monitor	Voltage_Monitor	N/A

Power Supply

INA3221:3V3_SEQ


Pre_Filter(ADC_MUX):3V3(PEX)


Dual Pre-Filter case:


Only use the Primary Pre-Filter to sense 3V3PEX

and All Input 12Vs






Signal	Direction	Function
3V3	INPUT	Sense the 3V3 Voltage from PCIE golden finger
12V	INPUT	Sense the 12V Voltage from PCIE golden finger
PS_VMON_PGOOD	OPEN-DRAIN	Floating(H) once both 3V3 and 12V reach Vth
GC6_FB_EN	INPUT	Indicator for RTD3/GC6 residence,Use to Mask the VMON_PGOOD
PS_PF_SKIP	INPUT	From INA3221(VPU) or Pre-filter(SKIP)
PS_PF_BSK	INPUT	From INA3221(PV) or Pre-filter(BS_OK)
PS_RTDD3_12V_SW	INPUT	GC6_FB_EN && IDLE_IN_SW







LED BOOST



FAN
STIFFNER
NO PINS
VVV360078
DES V30001

HS1
STIFFNER
NO PINS
VVV360078
DES V30002

HS2
STIFFNER
NO PINS
VVV360078
DES V30001

PCIe
STIFFNER
NO PINS
VVV360078
E24-V30005-P09

Screw

BKTSREW1
VVV360078
E43-120040-P05

HDMISREW1
VVV360078
E43-120040-P05

TYPE-C
VVV360078
E43-120040-P05





BKTSREW2
VVV360078
E43-120040-P05

HI_DP
VVV360078
E43-120040-P05

BOARD STIFFENER

MEC501
Black Cover
NO PINS
DNF

Brackets:




PCB
PCB
J00-010000-00A
COMMON
VVV360078
P00-010000-00A

HDMI_FEE
HDMI_FEE
COMMON
VVV360078
V01-F00000-000


GPU Socket Symbol

BGA SOCKET ASSY




MEC5
SOCKET_BGA
NO PINS
DNF

GPU Mounting holes



STIFFENER

Mechanical Holes Symbol



MICRO-STAR INT'L CO.,LTD
MS-V373

Size	Document Description	Rev
Custom	Page54:Mechanical_Bracket_Therma	2.0
Date:	Thursday, July 26, 2018	Sheet 54 of 54