

PG180-A02

256b GDDR6 x16

TALL DP + DP + DP + HDMI/DP + USB

TABLE OF CONTENTS

Page Description

1	Table of Contents
2	Block Diagram
3	PCI Express
4	PCI Termination
5	MEMORY: GPU Partition A/B
6	MEMORY: FBA Partition 31..0
7	MEMORY: FBA Partition 63..32
8	MEMORY: FBB Partition 31..0
9	MEMORY: FBB Partition 63..32
10	MEMORY: GPU Partition C/D
11	MEMORY: FBC Partition 31..0
12	MEMORY: FBC Partition 63..32
13	MEMORY: FBD Partition 31..0
14	MEMORY: FBD Partition 63..32
15	GPU PWR and GND
16	GPU Decoupling
17	GPU DECOUPLING
18	IFPAB TALL-DP
19	IFPE DP
20	IFPF USBC
21	IFPC HDMI 2.0/DP
22	IFPD DP
23	NVHS INTERFACE
24	MISC: FAN,THERMAL,JTAG,GPIO,STEREO
25	MISC3: ROM, STRAPS



Page Description


26	MISC: XTAL, PLL
27	MISC: USB PPC
28	PS: USB VR
29	PS: 5V, 5V BACKUP
30	PS: PEXVDD, 1V8
31	PS: FBVDD CONTROLLER
32	PS: FBVDD CONTROLLER OVR3
33	PS: FBVDD PHASE 1, 2
34	PS: NVVDD CONTROLLER OVR8
35	PS: NVVDD Phase 1, 2
36	PS: NVVDD Phase 3, 4
37	PS: NVVDD Phase 5, 6
38	PS: NVVDD Phase 7, 8
39	PS: INPUT SWITCH RTD3
40	PS: INPUT SWITCH RTD3 USB
41	PS: INPUT SWITCH RAIL BALANCE
42	PS: 12V CURRENT STEERING
43	PS: VR THERMAL PROTECTION
44	PS: INPUTS, FILTERING AND MONITORING
45	PS: CURRENT STEERING,HOT UNPLUG DETECT
46	PS: PRE-FILTER
47	SEQUENCE: 5V, 1V8, NV3V3 ENABLE
48	SEQUENCE: NV, PEX, FB ENABLE
49	SEQUENCE: PCIE VOLTAGE MONITOR
50	SEQUENCE: DISCHARGE



Page Description


51	SEQUENCE: MISC
52	LED & FAN HEADERS
53	LED 2
54	Mechanical: Bracket/Thermal Solution


base on V372-02S change for D18 Z
 1. P.23 remove SLI & BRIDGE_LED_VDD & SLI_BRG_PRST*
 2. P.52 remove LED change FAN connector
 3. P.53 remove LED
 4. P.38/44 add FUSE
 5. P.5~14 mem add <>
 6. P.53 LED use V336-0D
 7. P.32 remove
 8. P.35~38 dual MOS
 9. P.33 change dual MOS
 10. P.43 remove
 11. P.31 change to UP1666
 12. P.21 remove colay DP
 2019/06/17
 1.add NV link












































MICRO-STAR INT'L CO.,LTD
MS-V373


Size Custom	Document Description Page11:MEMORY_FBC Partition 31..	Rev 2.1
Date: Friday, June 14, 2019		Sheet 11 of 54




















H=High :Tied to 1.8V
M=Middle:Tied to 0.9V
L=Low :Tied to 0V

STRAP2	STRAP1	STRAP0	RAMCFG[4:0]	
L	L	L	00000	RAMCFG TBD
L	L	H	00001	RAMCFG TBD
L	H	L	00010	RAMCFG TBD
L	H	H	00011	RAMCFG TBD
H	H	L	00110	RAMCFG TBD
H	H	H	00111	RAMCFG TBD

DEFAULT

ROM_SO	ROM_SI	ROM_SCLK	DUMMY[2:0],FS_OVERT	
L	L	L	XXX1	FS_OVERT ENABLE
L	L	M	XXX0	FS_OVERT DISABLE

DEFAULT

STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	H	1	0	1	0
L	M	L	1	0	0	1
L	L	M	1	0	0	0
H	H	H	0	1	1	1
H	H	L	0	1	1	0
H	L	H	0	1	0	1
H	L	L	0	1	0	0
L	H	H	0	0	1	1
L	H	L	0	0	1	0
L	L	H	0	0	0	1
L	L	L	0	0	0	0

1:SMB_ALT_ADDR ENABLE
0:SMB_ALT_ADDR DISABLE





1:DEVID_SEL REBRAND
0:DEVID_SEL ORIGINAL


1:PCIE_CFG LOW POWER
0:PCIE_CFG HIGH POWER

1:VGA_DEVICE ENABLE
0:VGA_DEVICE DISABLE


Default

RAMCFG[4:0]	DENSITY	WIDTH	VENDOR
00000	8Gb	256-bit	Samsung
00001	8Gb	256-bit	Micron
00010	8Gb	256-bit	Hynix
00110	16Gb	256-bit	Samsung
00111	16Gb	256-bit	Samsung







	MICRO-STAR INT'L CO.,LTD		
	MS-V373		
	Size Custom	Document Description Page27:MISC_ USB PPC	Rev 2.1
	Date: Friday, June 14, 2019		Sheet 27 of 54



MICRO-STAR INT'L CO.,LTD
MS-V373

Size Custom	Document Description Page28:PS_ USB VR	Rev 2.1
Date: Friday, June 14, 2019		Sheet 28 of 54






MICRO-STAR INT'L CO.,LTD

MS-V373


Size Custom	Document Description Page30:PS_PEXVDD, 1V8	Rev 2.1
Date: Friday, June 14, 2019	Sheet 30 of 54	




MICRO-STAR INT'L CO.,LTD		
MS-V373		
Size	Document Description	Rev
Custom	Page32:PS_FBVDD CONTROLLER OVR3	2.1
Date: Friday, June 14, 2019		Sheet 32 of 54




These MLCCs should be placed
close to the total current SUM
resistors of each phase.









EXT_12V Input CAP



Backup











AND GATE LOGIC FOR P-BOARD


GPI01	GPI029	SWITCH	VOUT
0	0	0	3V3
0	1	0	3V3
1	0	0	3V3
1	1	1	3V3A








12V CURRENT STEERING (UNDER POWER BOOT):
GUIDES CURRENT FROM PEX EDGE TO PEX 6/8 PIN INPUT AREA







12V CURRENT STEERING (UNDER POWER BOOT):
GUIDES CURRENT FROM PEX EDGE TO PEX 8 PIN INPUT AREA








MICRO-STAR INT'L CO.,LTD		
MS-V373		
Size	Document Description	Rev
Custom	Page43.PS_VR THERMAL PROTECTION	2.1
Date: Friday, June 14, 2019		Sheet 49 of 54







The schematic diagram illustrates the PCB layout for the RENSE1 module. On the left, a 12V input is connected to a network of capacitors: C535 (0.1uF, 10%, 0.75V, 0603, COMMON), C534 (3uF, 20%, 10%, 0.75V, 0603, COMMON), and C536 (1uF, 10%, 0.75V, 0603, COMMON). A 2412_20R16_UEH1N component is connected to this network. The output of the network is connected to a 12V output on the right, which is also connected to a 12V F input. The PCB CO-LAYOUT section shows a 1.52 inch by 1.52 inch area with a 0.100 inch pitch, and an alternate layout is shown below it.



The schematic diagram illustrates the RSENSE3 test setup. It features a 12V voltage source connected to a 0.100 ohm resistor. The current then flows through a 12.5A current source. The circuit includes a 2022_2PIN_KELVIN resistor and a 0.000001 ohm resistor. The voltage across the 0.000001 ohm resistor is measured by a 150 uVmeter. The current is then split into two paths: one through a 0.33uH inductor to a 25A current source, and another through a 0.100 ohm resistor to a 25A current source. The RSENSE3 component is connected to the 12V source and the 0.100 ohm resistor.











MICRO-STAR INT'L CO.,LTD

MS-V373

Size Custom	Document Description Page46:PS_PRE-FILTER	Rev 2.1
Date: Friday, June 14, 2019		Sheet 46 of 54






MICRO-STAR INT'L CO.,LTD

MS-V373

Size Custom	Document Description Page48:SEQUENCE_ NV, PEX, FB ENAB	Rev 2.1
Date: Friday, June 14, 2019		Sheet 48 of 54

**BOM Configuration**

OPTIONS	PEX3V3_SENSE	PEX12V_SENSE	OTHER_12V_SENSE
Use Pre-Filter	Pre-Filter NO STUFF U12 NO STUFF Q3,Q5 NO STUFF D15	Pre-Filter NO STUFF U13 NO STUFF Q4	Pre-Filter
Use INA3221	Voltage_Monitor	INA3221 NO STUFF U12 NO STUFF Q4	INA3221
NO INA3221 NO Pre-Filter	Voltage_Monitor	Voltage_Monitor	N/A

Power Supply


INA3221:3V3_SEQ



Pre_Filter(ADC_MUX):3V3(PEX)


Dual Pre-Filter case:

Only use the Primary Pre-Filter to sense 3V3PEX





and All Input 12Vs








LED BOOST



5V_LED



FAN
STIFFNER
NO PINS
VVV073155
E31-0406170-K08

HS1
STIFFNER
NO PINS
XXXV073155
E03-V303002

HS2
STIFFNER
NO PINS
XXXV073155
E03-V303001

PCIE
STIFFNER
NO PINS
VVV073155
E24-V303000-P08

Screw

BKTSREW1
VVV073155
E43-1304000-H75

HDMISREW1
VVV073155
E43-1303000-H75

TYPE-C
VVV073155
E43-1303040-P05




BKTSREW2
VVV073155
E43-1304000-H75

HI_DP
VVV073155
E43-1303040-P05

BOARD STIFFENER

MEC501
Black Cover
NO PINS
DNF

Brackets:




PCB
PCB
100-010000-00A

COMMON
VVV073155
P00-0V37320-E48

HDMI_FEE
HDMI_FEE
COMMON
VVV073155
V31-FH0000-000


GPU Socket Symbol

BGA SOCKET ASSY



MEC5
SOCKET_BGA
12PINS
DNF

GPU Mounting holes



STIFFENER

Mechanical Holes Symbol

