

# PG150-C03

384b GDDR6 x16

TALL DP + DP + DP + HDMI/DP + USB

## TABLE OF CONTENTS

Page Description

|    |                              |
|----|------------------------------|
| 1  | Table of Contents            |
| 2  | BLOCK DIAGRAM                |
| 3  | PCI EXPRESS                  |
| 4  | PCIE TERM                    |
| 5  | MEMORY: GPU PARTITION A/B    |
| 6  | MEMORY: FBA PARTITION[31:0]  |
| 7  | MEMORY: FBA PARTITION[63:32] |
| 8  | MEMORY: FBB PARTITION[31:0]  |
| 9  | MEMORY: FBB PARTITION[63:32] |
| 10 | MEMORY: GPU PARTITION C/D    |
| 11 | MEMORY: FBC PARTITION[31:0]  |
| 12 | MEMORY: FBC PARTITION[63:32] |
| 13 | MEMORY: FBD PARTITION[31:0]  |
| 14 | MEMORY: FBD PARTITION[63:32] |
| 15 | MEMORY: GPU PARTITION E/F    |
| 16 | MEMORY: FBE PARTITION[31:0]  |
| 17 | MEMORY: FBE PARTITION[63:32] |
| 18 | MEMORY: FBF PARTITION[31:0]  |
| 19 | MEMORY: FBF PARTITION[63:32] |
| 20 | GPU PWR AND GND              |
| 21 | GPU PWR, GND and NCs         |
| 22 | GPU DECOUPLING               |
| 23 | GPU DECOUPLING 2             |
| 24 | IFPA/B DP                    |
| 25 | IFPE DP                      |

Page Description



|    |                                   |
|----|-----------------------------------|
| 26 | IFPF USB                          |
| 27 | IFPC HDMI/DP                      |
| 28 | IFPD DP                           |
| 29 | NVHS X16                          |
| 30 | MISC: THERMAL, JTAG, GPIO, STEREO |
| 31 | MISC: ROM, STRAPS                 |
| 32 | MISC: XTAL, PLL                   |
| 33 | MISC: USB PPC                     |
| 34 | PS: USB_C VR                      |
| 35 | PS: 5V                            |
| 36 | PS: PEXVDD 1V8 Rail               |
| 37 | PS: FBVDD Controller              |
| 38 | PS: FBVDD Controller OVR3         |
| 39 | PS: FBVDD Phase 1, 2              |
| 40 | PS: FBVDD Phase 3                 |
| 41 | PS: NVVDD Controller_OVR8         |
| 42 | PS: NVVDD Phase 1                 |
| 43 | PS: NVVDD Phase 2                 |
| 44 | PS: NVVDD Phase 3, 4              |
| 45 | PS: NVVDD Phase 5                 |
| 46 | PS: NVVDD Phase 7, 8              |
| 47 | PS: NVVDD Phase 9, 10             |
| 48 | PS: NVVDD Phase 11, 12            |
| 49 | PS: NVVDD Phase 13, 14            |
| 50 | PS: INPUT_SWITCH_RTD3             |

Page Description


|    |                                      |
|----|--------------------------------------|
| 51 | PS: INPUT_SWITCH_RTD3 USB            |
| 52 | PS: INPUT_SWITCH_RAIL_BALANCE        |
| 53 | PS: DISCRETE STEERING                |
| 54 | PS: Input, filtering, and Monitoring |
| 55 | PS: Current Sterring, Hot Unplug     |
| 56 | PS: Prefilter                        |
| 57 | Sequence: 5V, 1V8, NV3V3 EN          |
| 58 | Sequence: NV, PEX, FB EN             |
| 59 | Sequence: PCIE Voltage Monitor       |
| 60 | Sequence: Discharge                  |
| 61 | Sequence: MISC                       |
| 62 | MISC: FAN & LED1                     |
| 63 | MISCL: LED 2                         |
| 64 | MCU ZERO POWER IDLE                  |
| 65 | MECH                                 |
| 66 | VR Thermal Protection                |

|                               |          |             |               |
|-------------------------------|----------|-------------|---------------|
| MICRO-STAR INT'L CO.,LTD      |          |             |               |
| MS-V371                       |          |             |               |
| Size                          | Document | Description | Rev           |
| Custom                        | TABLE    |             | 2.1           |
| Date: Tuesday, April 09, 2019 |          |             | Sheet 1 of 66 |


Block Diagram



# PCI Express




PCI TERM









|                               |          |             |               |
|-------------------------------|----------|-------------|---------------|
| MICRO-STAR INT'L CO.,LTD      |          |             |               |
| MS-V371                       |          |             |               |
| Doc                           | Document | Description | Rev           |
| Custom                        | PCI TERM |             | 2.1           |
| Date: Tuesday, April 09, 2019 |          |             | Sheet 4 of 66 |


MEMORY: GPU Partition A/B




MEMOR 1. FBA F&I  
ML11




MEMORY: FBB Partition 31..0




MEMORY: FBB Partition 63..32




20ci203T




MEMORY: GPU Partition C/D




MEMORY: FBC Partition 31..0







MEMORY: FBD Partition 31..0





20ci203T






MEMORY: GPU Partition E/F












[illegible]

|                                                                                       |                                 |                                                           |            |
|---------------------------------------------------------------------------------------|---------------------------------|-----------------------------------------------------------|------------|
|  | <b>MICRO-STAR INT'L CO.,LTD</b> |                                                           |            |
|                                                                                       | <b>MS-V371</b>                  |                                                           |            |
|                                                                                       | Size<br>Custom                  | Document<br>Description<br><b>MEMORY: GPU Partition F</b> | Rev<br>2.1 |
| Date: Tuesday, April 09, 2019                                                         |                                 | Sheet 19 of 66                                            |            |


## GPU PWR and GND




## GPU PWR GND NCs





## GPU Decoupling





## NVVDD




GPU Decoupling




## IFPAB TALL-DP







# IFPF USBC








## NVHS Interface and FRAME LOCK



**MICRO-STAR INT'L CO.,LTD**  
**MS-V371**



## MISC1: Fan, Thermal, JTAG, GPIO, STEREO



MISC2: ROM, Straps

| STRAP2 | STRAP1 | STRAP0 | RAMCFG[4:0] |
|--------|--------|--------|-------------|
| L      | L      | L      | 00000       |
| L      | L      | H      | 00001       |
| L      | H      | L      | 00010       |
| L      | H      | H      | 00011       |
| H      | L      | L      | 00100       |
| H      | L      | H      | 00101       |
| H      | H      | L      | 00110       |
| H      | H      | H      | 00111       |
| L      | L      | M      | 01000       |
| L      | M      | L      | 01001       |

DEFAULT

H=High :Tied to 1.8V  
M=Middle:Tied to 0.9V  
L=Low :Tied to 0V

| ROM_SO | ROM_SI | ROM_SCLK | DUMMY[2:0],FS_OVERT | 1.ENABLE 0.DISABLE |
|--------|--------|----------|---------------------|--------------------|
| L      | L      | L        | XXX1                | FS_OVERT ENABLE    |
| L      | L      | H        | XXX0                | FS_OVERT DISABLE   |



DEFAULT


| STRAP5 | STRAP4 | STRAP3 | SMB_ALT_ADDR | DEVID_SEL | PCIE_CFG | VGA_DEVICE |
|--------|--------|--------|--------------|-----------|----------|------------|
| M      | H      | H      | 1            | 1         | 1        | 1          |
| M      | H      | L      | 1            | 1         | 1        | 0          |
| M      | L      | H      | 1            | 1         | 0        | 1          |
| M      | L      | L      | 1            | 1         | 0        | 0          |
| L      | H      | M      | 1            | 0         | 1        | 1          |
| L      | M      | H      | 1            | 0         | 1        | 0          |
| L      | M      | L      | 1            | 0         | 0        | 1          |
| L      | L      | M      | 1            | 0         | 0        | 0          |
| H      | H      | H      | 0            | 1         | 1        | 1          |
| H      | H      | L      | 0            | 1         | 1        | 0          |
| H      | L      | H      | 0            | 1         | 0        | 1          |
| H      | L      | L      | 0            | 1         | 0        | 0          |
| L      | H      | H      | 0            | 0         | 1        | 1          |
| L      | H      | L      | 0            | 0         | 1        | 0          |
| L      | L      | H      | 0            | 0         | 0        | 1          |
| L      | L      | L      | 0            | 0         | 0        | 0          |

Default


SKU 200

- 1:SMB\_ALT\_ADDR ENABLE  
0:SMB\_ALT\_ADDR DISABLE  
  
1:DEVID\_SEL REBRAND  
0:DEVID\_SEL ORIGINAL  
  
1:PCIE\_CFG LOW POWER  
0:PCIE\_CFG HIGH POWER  
  
1:VGA\_DEVICE ENABLE  
0:VGA\_DEVICE DISABLE






## MISC: USB PPC




| PIN | ANX            | CYP            |
|-----|----------------|----------------|
| 1   | TP             | TP             |
| 2   | RESET          | VBUS_MON       |
| 3   | NC             | NC             |
| 4   | ROLE_SEL (PD)  | CC2            |
| 5   | NC             | VCON_5V        |
| 6   | VDDD (3.3V)    | CC1            |
| 7   | VBUS_MON       | RESET          |
| 8   | NC             | NC             |
| 9   | CC2            | ICM_SDA        |
| 10  | VCON_5V        | ICM_SCL        |
| 11  | CC1            | HPD            |
| 12  | VDDD (3.3V)    | NC             |
| 13  | DVDD_IO (1.8V) | NC             |
| 14  | VBUS_FET_EN    | VBUS_FET_EN    |
| 15  | DSCH_CTL       | DSCH_CTL       |
| 16  | HPD            | IC2S_SDA       |
| 17  | IC2M_SDA       | IC2S_SCL       |
| 18  | IC2M_SCL       | NC             |
| 19  | DVDD_IO (1.8V) | GND            |
| 20  | NC             | VDDD (3.3V)    |
| 21  | IC2CS_SDA      | DVDD_IO (1.8V) |
| 22  | IC2CS_SCL      | VCCD (100nF)   |
| 23  | SINK_CLT (PD)  | NC             |
| 24  | PWR_EN         | PWR_EN         |






PS: 5V, 5V\_BACKUP



**MICRO-STAR INT'L CO.,LTD**  
**MS-V371**

|                               |                            |                |
|-------------------------------|----------------------------|----------------|
| Size<br>Custom                | Document Description<br>5V | Rev<br>2.1     |
| Date: Tuesday, April 09, 2019 |                            | Sheet 35 of 66 |


PS: PEXVDD 1V8 Rail



**MICRO-STAR INT'L CO.,LTD**  
**MS-V371**

|                               |                                    |                |
|-------------------------------|------------------------------------|----------------|
| Size<br>Custom                | Document Description<br><b>1V8</b> | Rev<br>2.1     |
| Date: Tuesday, April 09, 2019 |                                    | Sheet 26 of 66 |

## PS: FBVDD Controller




**MICRO-STAR INT'L CO.,LTD**  
**MS-V371**


|                               |                                      |                |
|-------------------------------|--------------------------------------|----------------|
| Size<br>Custom                | Document Description<br><b>FBVDD</b> | Rev<br>2.1     |
| Date: Tuesday, April 09, 2019 |                                      | Sheet 37 of 66 |

PS: FBVDD Controller OVR3

remove FBVDDQ

|                                                                                       |                                 |                |             |                                                                                       |     |
|---------------------------------------------------------------------------------------|---------------------------------|----------------|-------------|---------------------------------------------------------------------------------------|-----|
|  | <b>MICRO-STAR INT'L CO.,LTD</b> |                |             |  |     |
|                                                                                       | <b>MS-V371</b>                  |                |             |                                                                                       |     |
|                                                                                       | Size                            | Document       | Description |                                                                                       | Rev |
|                                                                                       | Custom                          | NA             |             |                                                                                       | 2.1 |
| Date: Tuesday, April 09, 2019                                                         |                                 | Sheet 38 of 66 |             |                                                                                       |     |






**MICRO-STAR INT'L CO.,LTD**

MS-V371

|                               |                                        |                |
|-------------------------------|----------------------------------------|----------------|
| Size<br>Custom                | Document Description<br><b>FBVDD 3</b> | Rev<br>2.1     |
| Date: Tuesday, April 09, 2019 |                                        | Sheet 40 of 66 |



## PS: NVVDD Controller\_OVR8




**MICRO-STAR INT'L CO.,LTD**  
**MS-V371**


|                               |                                          |                |
|-------------------------------|------------------------------------------|----------------|
| Size<br>Custom                | Document Description<br><b>NVDD OVR8</b> | Rev<br>2.1     |
| Date: Tuesday, April 09, 2019 |                                          | Sheet 41 of 66 |




## PS: NVVDD Phase 1




```
12V_F NVVDD 7/8 + MEM 1
F1 NVVDD-1/9/10/11/12/13/14
F2 NVVDD-2/3/4/5/6 + MEM 2/3
```



Remove PS\_NWDD\_TSENSE\_PTC




## PS: NVVDD Phase 2





**MICRO-STAR INT'L CO.,LTD**  
**MS-V371**

|                               |                                  |                |
|-------------------------------|----------------------------------|----------------|
| Size<br>Custom                | Document Description<br>NVDD PH2 | Rev<br>2.1     |
| Date: Tuesday, April 09, 2019 |                                  | Sheet 43 of 66 |














**MICRO-STAR INT'L CO.,LTD**  
**MS-V371**


|                               |                                         |                |
|-------------------------------|-----------------------------------------|----------------|
| Size<br>Custom                | Document Description<br><b>NVDD 5/6</b> | Rev<br>2.1     |
| Date: Tuesday, April 09, 2019 |                                         | Sheet 45 of 66 |












PS: INPUT SWITCH RTD3


| AND GATE LOGIC FOR P-BOARD |        |        |       |
|----------------------------|--------|--------|-------|
| GPIO1                      | GPIO29 | SWITCH | VOUT  |
| 0                          | 0      | 0      | 12V_F |
| 0                          | 1      | 0      | 12V_F |
| 1                          | 0      | 0      | 12V_F |
| 1                          | 1      | 1      | 3V3A  |

| AND GATE LOGIC FOR P-BOARD |        |        |      |
|----------------------------|--------|--------|------|
| GPIO1                      | GPIO29 | SWITCH | VOUT |
| 0                          | 0      | 0      | 3V3  |
| 0                          | 1      | 0      | 3V3  |
| 1                          | 0      | 0      | 3V3  |
| 1                          | 1      | 1      | 3V3A |






PS: Input Switch Rail Balance



|                               |          |             |          |
|-------------------------------|----------|-------------|----------|
| MICRO-STAR INT'L CO.,LTD      |          |             |          |
| MS-V371                       |          |             |          |
| Size                          | Document | Description | Rev      |
| Custom                        | BALA     |             | 2.1      |
| Date: Tuesday, April 09, 2019 |          | Sheet       | 52 of 66 |





12V CURRENT STEERING (UNDER POWER BOOT):  
GUIDES CURRENT FROM PEX EDGE TO PEX 8/8 PIN INPUT AREA




12V CURRENT STEERING (UNDER POWER BOOT):  
GUIDES CURRENT FROM PEX EDGE TO PEX 8 PIN INPUT AREA


For OpenVeg Type4 + Phase Doubler, 2 phase PSI mode




PS: Inputs, Filtering, and Monitoring




PEX6 INPUT 1 - 2x3 PCIE CON 75W



PEX6 INPUT 1 - 2x3 PCIE CON 75W




RSENSE2




PLACE ALONG NORTH EDGE


PEX 3V3 INPUT - 10W




PEX\_12V INPUT - 66W






PEX8 INPUT 2 - 2x4 PCIE CON 150W



PEX8 INPUT 2 - 2x4 PCIE CON 150W





## PS: 12V Current Steering &amp; Hot Unplug Detect





SEQUENCE:5V,1V8,NV3V3 ENABLE



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND/OR DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY CUSTOMS.

ASSEMBLY  
PAGE DETAIL

<ASSEMBLY\_DESCRIPTION>  
Sequence: 5V, 1V8, NV3V3 EN





**MICRO-STAR INT'L CO.,LTD**  
**MS-V371**

|                               |                                       |                |
|-------------------------------|---------------------------------------|----------------|
| Size<br>Custom                | Document Description<br>5V/1V8/NV 3V3 | Rev<br>2.1     |
| Date: Tuesday, April 09, 2019 |                                       | Sheet 57 of 66 |




SEQUENCE:NV,PEX,FB ENABLE



**MICRO-STAR INT'L CO.,LTD**  
**MS-V371**

|                               |                                                          |                |
|-------------------------------|----------------------------------------------------------|----------------|
| Size<br>Custom                | Document Description<br><b>SEQUENCE:NV,PEX,FB ENABLE</b> | Rev<br>2.1     |
| Date: Tuesday, April 09, 2019 |                                                          | Sheet 58 of 66 |





## BOM Configuration

| OPTIONS                     | PEX3V3_SENSE                                                 | PEX12V_SENSE                              | OTHER_12V_SENSE |
|-----------------------------|--------------------------------------------------------------|-------------------------------------------|-----------------|
| Use Pre-Filter              | Pre-Filter<br>NO STUFF U12<br>NO STUFF Q3,Q5<br>NO STUFF D15 | Pre-Filter<br>NO STUFF U13<br>NO STUFF Q4 | Pre-Filter      |
| Use INA3221                 | Voltage_Monitor                                              | INA3221<br>NO STUFF U12<br>NO STUFF Q4    | INA3221         |
| NO INA3221<br>NO Pre-Filter | Voltage_Monitor                                              | Voltage_Monitor                           | N/A             |

## Power Supply


INA3221:3V3\_SEQ



Pre\_Filter(ADC\_MUX):3V3(PEX)


Dual Pre-Filter case:

Only use the Primary Pre-Filter to sense 3V3PEX


and All Input 12Vs







MISC: FAN & LED1





The diagram shows the following connections:

- 5V\_LED**: Connected to pin 1.
- GND**: Connected to pin 2.
- SMDAT3**: Connected to pin 3.
- SMCLK3**: Connected to pin 4.
- 3V3\_F**: Connected to pin 5.

Additional labels include **J803** at the top right and a legend at the bottom right:

```
H1X5
Def
XXXXXX111S5
PC3-25X251-F60
```



ZERO IDLE POWER MCU



MICRO-STAR INT'L CO.,LTD


MS-V371

|                               |                     |             |          |
|-------------------------------|---------------------|-------------|----------|
| Size                          | Document            | Description | Rev      |
| Custom                        | ZERO IDLE POWER MCU |             | 2.1      |
| Date: Tuesday, April 09, 2019 |                     | Sheet       | 64 of 66 |





Mechanical: Bracket/Thermal Solution

Brackets:




Bracket Screw


Screw



0 7 2 6 通孔除0603外 其他 孔 位



Mechanical Holes Symbol



|                               |          |             |          |
|-------------------------------|----------|-------------|----------|
| MICRO-STAR INT'L CO.,LTD      |          |             |          |
| MS-V371                       |          |             |          |
| Size                          | Document | Description | Rev      |
| Custom                        | MECH     |             | 2.1      |
| Date: Tuesday, April 09, 2019 |          | Sheet       | 66 of 66 |

VR THERMAL PROTECTION





|                               |                       |                |
|-------------------------------|-----------------------|----------------|
| MICRO-STAR INT'L CO.,LTD      |                       |                |
| MS-V371                       |                       |                |
| Size                          | Document              | Rev            |
| Custom                        | VR THERMAL PROTECTION | 21             |
| Date: Tuesday, April 09, 2019 |                       | Sheet 66 of 66 |

