

PG150-C03

384b GDDR6 x16




TALL DP + DP + DP + HDMI/DP + USB


TABLE OF CONTENTS



Page	Description
1	Table of Contents
2	BLOCK DIAGRAM
3	PCI EXPRESS
4	PCI-E TERM
5	MEMORY: GPU PARTITION A/B
6	MEMORY: FBA PARTITION[31:0]
7	MEMORY: FBA PARTITION[63:32]
8	MEMORY: FBB PARTITION[31:0]
9	MEMORY: FBB PARTITION[63:32]
10	MEMORY: GPU PARTITION C/D
11	MEMORY: FBC PARTITION[31:0]
12	MEMORY: FBC PARTITION[63:32]
13	MEMORY: FBD PARTITION[31:0]
14	MEMORY: FBD PARTITION[63:32]
15	MEMORY: GPU PARTITION E/F
16	MEMORY: FBE PARTITION[31:0]
17	MEMORY: FBE PARTITION[63:32]
18	MEMORY: FBF PARTITION[31:0]
19	MEMORY: FBF PARTITION[63:32]
20	GPU PWR AND GND
21	GPU PWR, GND and NCs
22	GPU DECOUPLING
23	GPU DECOUPLING 2
24	IFPA/B DP
25	IFPE DP



Page	Description
26	IFPF USB
27	IFPC HDMI/DP
28	IFPD DP
29	NVHS X16
30	MISC: THERMAL, JTAG, GPIO, STEREO
31	MISC: ROM, STRAPS
32	MISC: XTAL, PLL
33	MISC: USB PPC
34	PS: USB_C VR
35	PS: 5V
36	PS: PEXVDD 1V8 Rail
37	PS: FBVDD Controller
38	PS: FBVDD Controller OVR3
39	PS: FBVDD Phase 1, 2
40	PS: FBVDD Phase 3
41	PS: NVVDD Controller_OVR8
42	PS: NVVDD Phase 1
43	PS: NVVDD Phase 2
44	PS: NVVDD Phase 3, 4
45	PS: NVVDD Phase 5
46	PS: NVVDD Phase 7, 8
47	PS: NVVDD Phase 9, 10
48	PS: NVVDD Phase 11, 12
49	PS: NVVDD Phase 13, 14
50	PS: INPUT_SWITCH_RTD3



Page	Description
51	PS: INPUT_SWITCH_RTD3 USB
52	PS: INPUT_SWITCH_RAIL_BALANCE
53	PS: DISCRETE STEERING
54	PS: Input, filtering, and Monitoring
55	PS: Current Stering, Hot Unplug
56	PS: Prefilter
57	Sequence: 5V, 1V8, NV3V3 EN
58	Sequence: NV, PEX, FB EN
59	Sequence: PCIe Voltage Monitor
60	Sequence: Discharge
61	Sequence: MISC
62	MISC: FAN & LED1
63	MISCL: LED 2
64	MCU ZERO POWER IDLE
65	MECH
66	VR Thermal Protection































3B Partition 63..32









































FBVDDQ



NVDD

























Page and FRAME LOCK






Thermal, JTAG, GPIO, STEREO



MICRO-STAR INT'L CO.,LTD			
MS-V371			
Size	Document	Description	Rev
Custom	Document	MISC	2.1
Date:	Tuesday, April 09, 2019	Sheet	30 of 66







STRAP2	STRAP1	STRAP0	RAMCFG[4:0]
	L	L	00000
L	L	H	00001
	H	L	00010
	H	H	00011
H	L	L	00100
H	L	H	00101
H	H	L	00110
H	H	H	00111
L	L	M	01000
L	M	L	01001

ROM_SO	ROM_SI	ROM_SCLK	DUMMY[2:0],FS_OVERT	1.ENABLE 0.DISABLE	
L	L	L	XXX1	FS_OVERT ENABLE	DEFAULT
L	L	H	XXX0	FS_OVERT DISABLE	

STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	H	1	0	1	0
L	M	L	1	0	0	1
L	L	M	1	0	0	0
H	H	H	0	1	1	1
H	H	L	0	1	1	0
H	L	H	0	1	0	1
H	L	L	0	1	0	0
L	H	H	0	0	1	1
L	H	L	0	0	1	0
L	L	H	0	0	0	1
L	L	L	0	0	0	0




SKU 200





MICRO-STAR INT'L CO.,LTD
MS-V371


Size Custom	Document Description ROM/TRAPS	Rev 2.1
Date: Tuesday, April 09, 2019		Sheet 31 of 66











MICRO-STAR INT'L CO.,LTD		
MS-V371		
Size	Document Description	Rev
Custom	XTAL	2.1
Date: Tuesday, April 09, 2019		
Sheet 32 of 66		














Controller OVR3

MSI CONFIDENTIAL
00017967
RD(C)2019082301
石阿鋒
j onepei (裴亮樂)
(00068760)
RMA工程課

remove FBVDDQ

	MICRO-STAR INT'L CO.,LTD				
	MS-V371				
	Size	Document Description	Rev		
	Custom	NA	2.1		
Date: Tuesday, April 09, 2019		Sheet	38	of	66





PS: FB PH3


PDF-XChange Product
Click to buy NOW!
www.tracker-software.com



PDF-XChange Product
Click to buy NOW!
www.tracker-software.com

RD (0068760) CONFIDENTIAL (00068760) RMA工程課


MICRO-STAR INT'L CO., LTD
MS-V371

Size Custom Document Description Rev 2.1
Date: Tuesday, April 09, 2019 Sheet 49 of 49





```
12V_F NVVDD 7/8 + MEM 1
F1 NVVDD-1/9/10/11/12/13/14
F2 NVVDD-2/3/4/5/6 + MEM 2/3
```





Remove PS NVDD TSENSE PTC




MICRO-STAR INT'L CO.,LTD
MS-V371

Size Custom	Document Description NVDD PH1	Re 2.
Date: Tuesday, April 09, 2019		Sheet 42 of 66





Phase 2








MICRO-STAR INT'L CO.,LTD			
MS-V371			
Size	Document	Description	Rev
Custom	Document	NVDD PH2	2.1
Date: Tuesday, April 09, 2019		Sheet: 43	of 66
















MICRO-STAR INT'L CO.,LTD
MS-V371

Size Custom	Document Description NVVDD 9/10	Re 2
Date: Tuesday, April 09, 2019		Sheet: 47 of 66










PS: INP SWITCH RTD3

AND GATE LOGIC FOR P-BOARD

GPIO1	GPIO29	SWITCH	VOUT
0	0	0	12V_F
0	1	0	12V_F
1	0	0	12V_F
1	1	1	3V3A

AND GATE LOGIC FOR P-BOARD

GPIO1	GPIO29	SWITCH	VOUT
0	0	0	3V3
0	1	0	3V3
1	0	0	3V3
1	1	1	3V3A









MICRO-STAR INT'L CO.,LTD

MS-V371


Size	Document	Description	Rev
Custom	RTD3		2.1
Date: Tuesday, April 09, 2019		Sheet	50 of 96










12V CURRENT STEERING (UNDER POWER BOOT):
GUIDES CURRENT FROM PEX EDGE TO PEX 8/8 PIN INPUT AREA







12V CURRENT STEERING (UNDER POWER BOOT):
GUIDES CURRENT FROM PEX EDGE TO PEX 8 PIN INPUT AREA


For OpenVeg Type4 + Phase Doubler, 2 phase PSI mode

















SEQUENCE NV, PEX, FB ENABLE

remove OC_CRIT
remove MCU_SHUTDOWN



MICRO-STAR INT'L CO.,LTD		
MS-V371		
Doc	Custom	Rev 2.1
Description: SEQUENCE NV, PEX, FB ENABLE		
Date: Tuesday, April 09, 2019	Sheet 58	of 66







OPTIONS	PEX3V3_SENSE	PEX12V_SENSE	OTHER_12V_SENSE
Use Pre-Filter	Pre-Filter NO STUFF U12 NO STUFF Q3,Q5 NO STUFF D15	Pre-Filter NO STUFF U13 NO STUFF Q4	Pre-Filter
Use INA3221	Voltage_Monitor	INA3221 NO STUFF U12 NO STUFF Q4	INA3221
NO INA3221 NO Pre-Filter	Voltage_Monitor	Voltage_Monitor	N/A


Power Supply
INA3221:3V3_SEQ
Pre_Filter(ADC_MUX):3V3(PEX)

Dual Pre-Filter case:
Only use the Primary Pre-Filter to sense 3V3PEX
and All Input 12Vs

Signal	Direction	Function
3V3	INPUT	Sense the 3V3 Voltage from PCIe golden finger
12V	INPUT	Sense the 12V Voltage from PCIe golden finger
PS_VMON_PGOOD	OPEN-DRAIN	Floating(H) once both 3V3 and 12V reach Vih
GC6_FB_EN	INPUT	Indicator for RTD3/GC6 residence. Use to Mask the VMON_PGOOD
PS_PF_SKIP	INPUT	From INA3221(PVU) or Pre-filter(SKIP)
PS_RF_BSOK	INPUT	From INA3221(PVU) or Pre-filter(BS_OK)
PS_RTD3_12V_SW	INPUT	GC6_FB_EN && IDLE_RL_SW






Discharge



MICRO-STAR INT'L CO.,LTD			
MS-V371			
Size	Document	Description	Rev
Custom		SEQUENCE Discharge	2.1
Date: Tuesday, April 29, 2019		Sheet	60 of 66











MS-V37

Size Custom	Document Description MISC: FAN & LED1	Re 2
Date: Tuesday, April 09, 2019		Sheet 63 of 66





Firmware Programming

Debug



MICRO-STAR INT'L CO.,LTD
MS-V371

Size	Document Description	Re
Custom	LED	2




MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2019082301 RMA工程師
石阿鋒 (00068760)

MICRO-STAR INT'L CO.,LTD		
MS-V371		
Size	Document Description	Rev
Custom	ZERO IDLE POWER MCU	2.1
Date: Tuesday, April 09, 2019		Sheet 64 of 66




Brackets:




Bracket Screw

Screw





0726 螺絲規格表 螺絲 孔位

GPU Mounting holes





Mechanical Holes Symbol



MICRO-STAR INT'L CO.,LTD

MS-V371

Size	Document	Description	Rev
Custom	MECH		2.1
Date:	Tuesday, April 09, 2019	Sheet	66 of 66



MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD (C) 2019082301 RMA工程師
石阿鋒 (00068760)



MICRO-STAR INT'L CO., LTD		
MS-V371		
Size	Document Description	Rev
Custom	VR THERMAL PROTECTION	21
Date: Tuesday, April 09, 2019		Sheet 66 of 66

