

PG150-C03




384b GDDR6 x16
TALL DP + DP + DP + HDMI/DP + USB



TABLE OF CONTENTS




Page	Description
1	Table of Contents
2	BLOCK DIAGRAM
3	PCI EXPRESS
4	PCI-E TERM
5	MEMORY: GPU PARTITION A/B
6	MEMORY: FBA PARTITION[31:0]
7	MEMORY: FBA PARTITION[63:32]
8	MEMORY: FBB PARTITION[31:0]
9	MEMORY: FBB PARTITION[63:32]
10	MEMORY: GPU PARTITION C/D
11	MEMORY: FBC PARTITION[31:0]
12	MEMORY: FBC PARTITION[63:32]
13	MEMORY: FBD PARTITION[31:0]
14	MEMORY: FBD PARTITION[63:32]
15	MEMORY: GPU PARTITION E/F
16	MEMORY: FBE PARTITION[31:0]
17	MEMORY: FBE PARTITION[63:32]
18	MEMORY: FBF PARTITION[31:0]
19	MEMORY: FBF PARTITION[63:32]
20	GPU PWR AND GND
21	GPU PWR, GND and NCs
22	GPU DECOUPLING
23	GPU DECOUPLING 2
24	IFPA/B DP
25	IFPE DP

Page	Description
26	IFPF USB
27	IFPC HDM/DP
28	IFPD DP
29	NVHS X16
30	MISC: THERMAL, JTAG, GPIO, STEREO
31	MISC: ROM, STRAPS
32	MISC: XTAL, PLL
33	MISC: USB PPC
34	PS: USB_C VR
35	PS: 5V
36	PS: PEXVDD 1V8 Rail
37	PS: FBVDD Controller
38	PS: FBVDD Controller_OVR3
39	PS: FBVDD Phase 1, 2
40	PS: FBVDD Phase 3
41	PS: NVVDD Controller_OVR8
42	PS: NVVDD Phase 1
43	PS: NVVDD Phase 2
44	PS: NVVDD Phase 3, 4
45	PS: NVVDD Phase 5
46	PS: NVVDD Phase 7, 8
47	PS: NVVDD Phase 9, 10
48	PS: NVVDD Phase 11, 12
49	PS: NVVDD Phase 13, 14
50	PS: INPUT_SWITCH_RTD3

Page	Description
51	PS: INPUT_SWITCH_RTD3 USB
52	PS: INPUT_SWITCH_RAIL_BALANCE
53	PS: DISCRETE STEERING
54	PS: Input, filtering, and Monitoring
55	PS: Current Sterring, Hot Unplug
56	PS: Prefilter
57	Sequence: 5V, 1V8, NV3V3 EN
58	Sequence: NV, PEX, FB EN
59	Sequence: PCIe Voltage Monitor
60	Sequence: Discharge
61	Sequence: MISC
62	MISC: FAN & LED1
63	MISCL: LED 2
64	MCU ZERO POWER IDLE
65	MECH
66	VR Thermal Protection











MSI CONFIDENTIAL
weistang (唐浩健)
RMA工程課
(30001789)



MICRO-STAR INT'L CO.,LTD			
MS-V371			
Size	Document	Description	Rev
Custom	PCE TERM		2.1
Date: Tuesday, April 09, 2019		Sheet	4 of 66













Partition 63..32


















Place DRAM on TOP with PIN A1 Toward GPU























































MSI			MICRO-STAR INT'L CO., LTD	
MSI			MS-V371	
Size	Custom	Document Description	FPC HDMI	Rev 2.1
Date	Tuesday, April 09, 2019	Sheet	27	of 68








NEAR GPU



Document Description	NVHS Interface and FRAME LOCK
----------------------	-------------------------------





Straps

STRAP2	STRAP1	STRAP0	RAMCFG[4:0]	
L	L	L	00000	DEFAULT
L	L	H	00001	
L	H	L	00010	
L	H	H	00011	
H	L	L	00100	
H	L	H	00101	
H	H	L	00110	
H	H	H	00111	
L	L	M	01000	
L	M	L	01001	





ROM_SO	ROM_SI	ROM_SCLK	DUMMY[2:0],FS_OVERT	1.ENABLE 0.DISABLE	
L	L	L	XXX1	FS_OVERT_ENABLE	DEFAULT
L	L	H	XXX0	FS_OVERT_DISABLE	



STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE	
M	H	H	1	1	1	1	
M	H	L	1	1	1	0	
M	L	H	1	1	0	1	
M	L	L	1	1	0	0	
L	H	M	1	0	1	1	
L	M	H	1	0	1	0	
L	M	L	1	0	0	1	
L	L	M	1	0	0	0	
H	H	H	0	1	1	1	
H	H	L	0	1	1	0	
H	L	H	0	1	0	1	Default
H	L	L	0	1	0	0	
L	H	H	0	0	1	1	
L	H	L	0	0	1	0	
L	L	H	0	0	0	1	
L	L	L	0	0	0	0	



SKU 200



H=High :Tied to 1.8V
M=Middle:Tied to 0.9V
L=Low :Tied to 0V




- 1:SMB_ALT_ADDR_ENABLE
- 0:SMB_ALT_ADDR_DISABLE
- 1:DEVID_SEL_REBRAND
- 0:DEVID_SEL_ORIGINAL
- 1:PCIE_CFG_LOW_POWER
- 0:PCIE_CFG_HIGH_POWER
- 1:VGA_DEVICE_ENABLE
- 0:VGA_DEVICE_DISABLE

















MICRO-STAR INT'L CO.,LTD			
MS-V371			
Size	Document	Description	Rev
Custom	SV		2.1
Date: Tuesday, April 09, 2019		Sheet	35 of 66










Controller OVR3


00205363
RD(C)2020062301
劉巍
MSI CONFIDENTIAL
weistang(唐浩健)
(30001789)
RMA工程課

remove FBDDQ


		MICRO-STAR INT'L CO.,LTD			
		MS-V371			
Size	Document	Description	Rev		
Custom	NA		21		
Date: Tuesday, April 09, 2019		Sheet: 38 of 66			









	MICRO-STAR INT'L CO.,LTD		
	MS-V371		
	Size Custom	Document Description MSVDD OVR8	Rev 2.1
	Date: Tuesday April 04 2014		Sheet 41 of 68





Click to buy NOW!
www.transtutors.com

```
12V_F NVVDD 7/8 + MEM 1
F1 NVVDD-1/9/10/11/12/13/14
F2 NVVDD-2/3/4/5/6 + MEM 2/3
```





Remove PS NWDD TSENSE PTC




Size Custom	Document Description NVDD PH1	Rev 2.1
Date: Tuesday, April 09, 2019		Sheet 42 of 66










Phase 2






MICRO-STAR INT'L CO.,LTD		
MS-V371		
Doc	Document	Description
Custom	NVDD PH2	
Date: Tuesday, April 09, 2019	Sheet: 43	of 66




















GPIO1	GPIO29	SWITCH	VOUT
0	0	0	3V3
0	1	0	3V3
1	0	0	3V3
1	1	1	3V3A

























	MICRO-STAR INT'L CO.,LTD		
	MS-V371		
	Size Custom	Document Description steering	Rev 2.1
Date: Tuesday April 09 2019		Sheet 53 of 66	










A 2 x 4 auxiliary power connector plug from the power supply unit must not use the 1-wire coding (Sense1=Open and Sense0=Ground) to avoid end-user confusion.




MICRO-STAR INT'L CO.,LTD
MS-V371


Size Custom	Document Description current sterring	Re 2
Date: Tuesday, April 09, 2019		Sheet 55 of 66









```
remove    OC_CRIT
remove    MCU_SHDOWN*
```




MICRO-STAR INT'L CO.,LTD
MS-V371

Size Custom	Document Description SEQUENCE:NV,PEX,FB ENABLE	Rev 2.1
Date: Tuesday, April 09, 2019		Sheet 58 of 66





Discharge




MICRO-STAR INT'L CO.,LTD			
MS-V371			
Size	Document	Description	Rev
Custom	SEQUENCE	Discharge	2.1
Date: Tuesday, April 20, 2010		Sheet	60 of 66










	MICRO-STAR INT'L CO.,LTD		
	MS-V371		
Size Custom	Document Description	R 2	
	MSC: FAN & LED1		
Date: Tuesday, April 09, 2019	Sheet	23	of 28





Firmware Programming












MICRO-STAR INT'L CO.,LTD
MS-V371

Size Custom	Document Description LED	Re 2
Date: Tuesday, April 09, 2019		Sheet 63 of 65



MSI CONFIDENTIAL
00205363 weistang (唐浩健)
RD(C) 2020062301 RMA工程課
劉巍 (30001789)





00205363 MSI CONFIDENTIAL
RD (C) 2020062301 weistang (唐浩健)
劉巍 RMA工程課
(30001789)

