

PG180-A02

256b GDDR6 x16

TALL DP + DP + DP + HDMI/DP + USB

TABLE OF CONTENTS

Page Description

Page Description

Page Description

Page Description

1	Table of Contents
2	Block Diagram
3	PCI Express
4	PCI Termination
5	MEMORY: GPU Partition A/B
6	MEMORY: FBA Partition 31..0
7	MEMORY: FBA Partition 63..32
8	MEMORY: FBB Partition 31..0
9	MEMORY: FBB Partition 63..32
10	MEMORY: GPU Partition C/D
11	MEMORY: FBC Partition 31..0
12	MEMORY: FBC Partition 63..32
13	MEMORY: FBD Partition 31..0
14	MEMORY: FBD Partition 63..32
15	GPU PWR and GND
16	GPU Decoupling
17	GPU DECOUPLING
18	IFPAB TALL-DP
19	IFPE DP
20	IFPF USBC
21	IFPC HDMI 2.0/DP
22	IFPD DP
23	NVHS INTERFACE
24	MISC: FAN,THERMAL,JTAG,GPIO,STEREO
25	MISC3: ROM, STRAPS
26	MISC: XTAL, PLL
27	MISC: USB PPC
28	PS: USB VR
29	PS: 5V, 5V BACKUP
30	PS: PEXVDD, 1V8
31	PS: FBVDD CONTROLLER
32	PS: FBVDD CONTROLLER OVR3
33	PS: FBVDD PHASE 1, 2
34	PS: NVVDD CONTROLLER OVR8
35	PS: NVVDD Phase 1, 2
36	PS: NVVDD Phase 3, 4
37	PS: NVVDD Phase 5, 6
38	PS: NVVDD Phase 7, 8
39	PS: INPUT SWITCH RTD3
40	PS: INPUT SWITCH RTD3 USB



41	PS: INPUT SWITCH RAIL BALANCE
42	PS: 12V CURRENT STEERING
43	PS: VR THERMAL PROTECTION
44	PS: INPUTS, FILTERING AND MONITORING
45	PS: CURRENT STEERING,HOT UNPLUG DETECT
46	PS: PRE-FILTER
47	SEQUENCE: 5V, 1V8, NV3V3 ENABLE
48	SEQUENCE: NV, PEX, FB ENABLE
49	SEQUENCE: PCIE VOLTAGE MONITOR
50	SEQUENCE: DISCHARGE
51	SEQUENCE: MISC
52	LED & FAN HEADERS
53	LED 2
54	Mechanical: Bracket/Thermal Solution


V372-3.0 change List
18 Change J4 footprint
19 Change J3 footprint
20 Remove DP co-layout
21 Remove JTAG & unused GPIO
32 Remove 0031_PS_FBVDD CONTROLLER OVR3
34 NVVDD CONTROLLER change to MP2888A
35 DRMos change to 10phases
36 DRMos change to 10phases
37 Add NVVDD Output CAP
41 Remove INPUT SWITCH Rail Balance
44 J8 change to 8pin
Add Fuse F1~F3
Change 12V input choke footprint
45 Add Hot Unplug Detect for J8
52 Add Remove LED & Fan Vin_12V option
53 Add MCU IT8295 for RGB LED


V372-3.1 change List
Base on V372-3.0 · No changed

V372-3.2 change List
Base on V372-3.0 · No changed


V372-3.0 change List
3 Remove I2CS · PEX_WAKE* · POWER_BRAKE* · 3V3_AUX_CON
19 Add DP_PWR bypass resistor
C12 changed to 560uF Solid CAP
22 Remove HDMI co-layout
C15 changed to 560uF Solid CAP
23 Remove SLI_BRG_PRST*
24 Remove POWER_BRAKE* · Unused GPIO
29 Add MP1475DJ for 5V Schematics
31 FBVDD controller changed to uP1666QQKF
33 FBVDD MO changed to UBIQ/QN3103M6N+QN3107M6N
34 NVVDD controller changed to MP2886A
35 Change NVVDD phase1-6
36 Remove NVVDD phase8-10
37 Remove some NVVDD output CAPs
39 Remove INPUT SWITCH RTD3
40 Remove INPUT SWITCH RTD3 USB
41 Remove INPUT SWITCH Rail Balance
43 Remove VR THERMAL PROTECTION
44 J8 changed to 6pin
Remove INA3221 · 3V3_AUX_FUSE
47 Remove GPIO1_GC6_FB_EN · 1V8MAIN ENABLE
Remove NV3V3 BACKUP SOLUTION
44 Remove SLI_BRG_PRST* · PS_1V8_AON_EN · THERM_OVERT*
Remove PS_SLI_FGC6_OR · PS_FBVDD_BUFF_R
49 Remove GPIO1_GC6_FB_EN · PS_RTD3_12V_SW
Remove 12V Voltage Monitor
51 Remove PEX_WAKE
53 Remove LED_CONTROLLER_IT8295


























PLACE CLOSE TO B81









M11D
MT68020M02U-14A
FPGA180
COMMONM11A
MT68020M02U-14A
FPGA180
COMMONM11B
MT68020M02U-14A
FPGA180
COMMONM11C
MT68020M02U-14A
FPGA180
COMMON


VREFC IS NOT USED IN
x16 CONFIGURATION
1K OHM PULL-DOWN IS
IN PLACE OF THE 1.33K
FOR R106
















19ci203












MICRO-STAR INT'L CO.,LTD
MS-V372

Size Custom	Document Description MEMORY: FBD Partition 63..32	Rev 7.1
Date: Wednesday, December 26, 2018 18:58:44 18:58 12/26/2018		



19ci203

MICRO-STAR INT'L CO., LTD


MS-V372

Date: Wednesday, December 05, 2018	Document Description: GPU PWR and GND	Rev: 7.1
Sheet 15 of 54		


NVVDD

FBVDDQ


Partition A




Partition B



Partition C











Partition D





Place Close to GPU







Place Close to GPU



1V8 AON



NVVDD









MICRO-STAR INT'L CO., LTD


MS-V372


Rev: 7.1


Date: Wednesday, December 05, 2018

Sheet 18 of 54









H=High :Tied to 1.8V
M=Middle:Tied to 0.9V
L=Low :Tied to 0V

STRAP2	STRAP1	STRAP0	RAMCFG[4:0]	
L	L	L	00000	RAMCFG TBD
L	L	H	00001	RAMCFG TBD
L	H	L	00010	RAMCFG TBD
L	H	H	00011	RAMCFG TBD
H	H	L	00110	RAMCFG TBD
H	H	H	00111	RAMCFG TBD

DEFAULT

ROM_SO	ROM_SI	ROM_SCLK	DUMMY[2:0],FS_OVERT	
L	L	L	XXX1	FS_OVERT ENABLE
L	L	M	XXX0	FS_OVERT DISABLE





DEFAULT


STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	H	1	0	1	0
L	L	M	1	0	0	0
H	H	H	0	1	1	1
H	H	L	0	1	1	0
H	L	H	0	1	0	1
H	L	L	0	1	0	0
L	H	H	0	0	1	1
L	L	H	0	0	0	1
L	L	L	0	0	0	0

- 1:SMB_ALT_ADDR ENABLE
0:SMB_ALT_ADDR DISABLE
- 1:DEVID_SEL REBRAND
0:DEVID_SEL ORIGINAL
- 1:PCIE_CFG LOW POWER
0:PCIE_CFG HIGH POWER
- 1:VGA_DEVICE ENABLE
0:VGA_DEVICE DISABLE

Default

RAMCFG[4:0]	DENSITY	WIDTH	VENDOR
00000	8Gb	256-bit	Samsung
00001	8Gb	256-bit	Micron
00010	8Gb	256-bit	Hynix
00110	16Gb	256-bit	Samsung
00111	16Gb	256-bit	Samsung






	MICRO-STAR INT'L CO.,LTD		
	MS-V372		
	Size	Document Description	Rev
	Custom	MISC: USB PPC	7.1
Date: Wednesday, December 05, 2018		Sheet	27 of 54



MICRO-STAR INT'L CO.,LTD

MS-V372


Size	Document Description	Rev
Custom	PS: FBVDD Controller OVR3 (X)	7.1
Date:	Wednesday, November 28, 2018	Sheet 32 of 54



EN Type	R3
Open Drain	10k
Push Pull	NS

PSI	Mode
High	High Phase Count
Hi-Z	Auto Power Mode
Low	Low Phase Count

PWMVDD	Vout
High	VID in 24h
Hi-Z	VID in 21h
Low	VID in 1fh



	+NVDD
TDC	200A
IccMax	330A
Vboot	0.8V
Load Line	0mohm




PMBus Address	Setting Point(V)	Rmax (kΩ) 1%	Rmax (kΩ) 1%
20h	0	-	0
21h	0.031	3.32	0.059
22h	0.057	3.32	0.11
23h	0.084	3.32	0.162
24h	0.116	3.32	0.226
25h	0.156	3.32	0.316
26h	0.205	3.32	0.43
27h	0.266	3.32	0.576
28h	0.340	3.32	0.768
29h	0.430	3.32	1.05
2Ah	0.540	3.32	1.43
2Bh	0.675	3.32	2
2Ch	0.844	3.32	2.94
2Dh	1.048	3.32	4.64
2Eh	1.301	3.32	8.66
2Fh	1.500	3.32	16.5



MICRO-STAR INT'L CO.,LTD

MS-V372

Size Custom	Document Description PS: NVDD Controller	Rev 7.1
Date: Wednesday, December 05, 2018	Sheet 34 of 34	






MICRO-STAR INT'L CO.,LTD

MS-V372

Size	Document Description	Rev
Custom	PS: NVVDD Phase(X)	7.1
Date: Wednesday, November 28, 2018		Sheet 36 of 54

NVVDD Output CAP







MICRO-STAR INT'L CO.,LTD		
MS-V372		
Size	Document Description	Rev
Custom	PS:NVVDD (X)	7.1
Date: Wednesday, November 28, 2018		Sheet 38 of 54




MICRO-STAR INT'L CO.,LTD		
MS-V372		
Size	Document Description	Rev
Custom	PS: INPUT SWITCH RTD3	7.1
Date: Wednesday, November 28, 2018		Sheet 39 of 54







Remove 3V3_F bypass to 3V3_AON



12V CURRENT STEERING (UNDER POWER BOOT):
GUIDES CURRENT FROM PEX EDGE TO PEX 6/8 PIN INPUT AREA





12V CURRENT STEERING (UNDER POWER BOOT):
GUIDES CURRENT FROM PEX EDGE TO PEX 8 PIN INPUT AREA










MICRO-STAR INT'L CO., LTD		
MS-V372		
Size	Document Description	Rev
Custom	PS: VR THERMAL PROTECTION	7.1
Date: Wednesday, November 28, 2018		Sheet 43 of 54




Power Topology



PEX6 INPUT 1 - 2x3 PCIE CON 75W







PEX8 INPUT 2 - 2x4 PCIE CON 150W



	MICRO-STAR INT'L CO.,LTD		
	MS-V372		
	Rev	Document Description	Rev
	Custom	PS: Inputs, Filtering, and Monitoring	7.1



Date: Wednesday, December 05, 2018 Sheet 44 of 54








MICRO-STAR INT'L CO.,LTD
MS-V372

Size Custom	Document Description PS: Pre-Filter	Rev 7.1
Date: Wednesday, December 05, 2018 11:58 AM Page 48 of 54		





PCIE Voltage Monitor



BOM Configuration

OPTIONS	PEX3V3_SENSE	PEX12V_SENSE	OTHER_12V_SENSE
Use Pre-Filter	Pre-Filter NO STUFF U12 NO STUFF Q3,Q5 NO STUFF D15	Pre-Filter NO STUFF U13 NO STUFF Q4	Pre-Filter
Use INA3221	Voltage_Monitor	INA3221 NO STUFF U12 NO STUFF Q4	INA3221
NO INA3221 NO Pre-Filter	Voltage_Monitor	Voltage_Monitor	N/A

Power Supply

INA3221:3V3_SEQ

Pre_Filter(ADC_MUX):3V3(PEX)

Dual Pre-Filter case:


Only use the Primary Pre-Filter to sense 3V3PEX


and All Input 12Vs




MICRO-STAR INT'L CO.,LTD
MS-V372

Size	Document Description	Rev
Custom	SEQUENCE:PCIE VOLTAGE MONITOR	7.1
Date: Wednesday, December 05, 2018 Sheet 49 of 54		





Remove LED



Remove LED BOOST






MICRO-STAR INT'L CO.,LTD







MS-V372

Size	Document Description	Rev
Custom	LED_CONTROLLER_IT8295	7.1
Date: Wednesday, November 28, 2018		Sheet 53 of 54


Brackets:



Screw



GPU Mounting holes



Mechanical Holes Symbol

