



PG142-B00
DP + DP + DP + HDMI/DP


TABLE OF CONTENTS

Page	Description
1	Table of Contents
2	Block Diagram
3	PCI Express
4	PCIe GEN4 RC TERMINATIONS
5	MEMORY: GPU FB_AB
6	MEMORY: FBA[31:0]
7	MEMORY: FBA[63:32]
8	MEMORY: FBB[31:0]
9	MEMORY: FBB[63:32]
10	MEMORY: GPU FB_CD
11	MEMORY: FBC[31:0]
12	MEMORY: FBC[63:32]
13	MEMORY: FBD[31:0]
14	MEMORY: FBD[63:32]
15	GPU PWR & GND 1
16	GPU PWR & GND 2
17	GPU PWR & GND 3 (XVDD)
18	GPU DECOUPLING FBVDDQ
19	GPU DECOUPLING NVVDD
20	GPU DECOUPLING NVVDD
21	IO: IFPAB NC
22	IO: IFPF DP
23	IO: IFPE DP
24	IO: IFPD DP
25	IO: IFPC HDMI/DP

Page	Description
26	MISC1: ROM, XTAL, STRAPS
27	MISC2: JTAG, GPIO, ADC, I2C, FL, STEERO
28	MISC3: RGB
29	PS: 1V8
30	PS: 5V
31	PS: PEXVDD
32	PS: FBVDDQ
33	PS: FBVDDQ PH2
34	PS: NVVDD Controller
35	BLANK PAGE
36	PS: NVVDD PH4, PH6
37	PS: NVVDD PH1, PH3
38	PS: NVVDD PH2, PH5
39	PS: NVVDD PH9
40	PS: NVVDD PH7
41	PS: NVVDD PH10, PH8
42	PS: OVRS_INPUT POWER BALANCE
43	PS: RDT3_12V & 3V3_A Switcher
44	PS: INPUTS, FILTERING and MONITORING
45	PS: PEX_12V, PEX_3V3 AND A3V3_AUX
46	PS: STEERING, UPB, HOT UNPLUG
47	SEQ: 5V, 1V8, 3V3_SEQ
48	SEQ: NVVDD, PEX, FBVDDQ ENABLE
49	SEQ: MISC
50	SEQ: VOLTAGE MONITOR



Page	Description
51	FAN & LED
52	PS: OVRM_PWR_SENSE
53	MECH
54	PTC











```
//syseng/Projects/GA1xx/GA1XX_CMD-Mapping.xlsx
```









decap via : at least 2 gnd vias and 2 power vias for each cap











C239
location ---- colse remote sense
















FBVDDQ


UNDER GPU: 24x 0402 1uF; 8x 0603 10uF






UNDER GPU

FBVDDQ




5x 0603 10uF; 9X 0603 22uF




CLOSE TO GPU




UNDER GPU



UNDER GPU







Remove RGB LED

WHITE DRIVE

LOGO LED WHITE

LOGO LED RED

RED DRIVE


GREEN DRIVE


BLUE DRIVE



MICRO-STAR INT'L CO.,LTD		
MS-V390		
Size	Document Description	Rev
Custom	0028_MISC3_RGB	1.0
Date: Wednesday, July 29, 2020		Sheet 28 of 54

1v8 Switcher







Remove co-layout



Change L36

Remove co-layout

$$0.8V \cdot (1 + 40.2K / 7.68K) = 4.9875V$$



FBVDD PH2 INPUT ANTI-BACKDRIVE




BLANK PAGE




MICRO-STAR INT'L CO.,LTD		
MS-V390		
Size	Document Description	Rev
Custom	0035_BLANK PAGE	1.0
Date: Wednesday, July 29, 2020	Sheet 35	of 54




NVVDD PH4(PWM4)





NVVDD PH6(PWM6)




NVVDD PH1(PWM1)





NVVDD PH3(PWM3)




colayout only no self standing mlccs




R1615 from 5% change to 1%





NVVDD PH7(PWM7)





NVVDD PH8(PWM8)






Add D514 for 2 discrete 8pin power input


Remove 12 PIN Power connector 's CURRENT SENSEING

one 12pin EXT power conn. change to two reverse 8pin conn.

PEX8 INPUT 2/B - 2x4 PCIE CON 150W







PEX8 INPUT 1/A - 2x4 PCIE CON 150W




PEX 8 Input Present 1/A



PEX 8 Input Present 2/B



PEX Input - Under Power Boot Control




Remove U77----It is only for 12 PIN ext power connector


Remove RS24

one 12pin EXT power conn. change to two reverse 8pin conn.

PEX_12V INPUT - 66W




PEX 3V3 INPUT - 10W



Supply for 3V3_PROT and OVRM

3V3_AUX











POWER CONNECTOR HOT-UNPLUG DETECT

Remove power connector HOT-UNPLUG

one 12pin EXT power conn. change to two reverse 8pin conn.

12V CURRENT STEERING (UNDER POWER BOOT):
GUIDES CURRENT FROM PEX EDGE TO PEX 8 PIN INPUT AREA


Remove 12V CURRENT STEERING




MICRO-STAR INT'L CO.,LTD

MS-V390

Size Custom	Document Description 0047_SEQ_5V, 1V8, 3V3_SEQ	Rev 1.0
----------------	--	------------






BOM Configuration

OPTIONS	PEX3V3_SENSE	PEX12V_SENSE	OTHER_12V_SENSE
Use Pre-Filter	Pre-Filter	Pre-Filter	Pre-Filter
NO Pre-Filter	Voltage_Monitor	Voltage_Monitor	N/A


Signal	Direction	Function
3V3	INPUT	Sense the 3V3 Voltage from PCIe golden finger
12V	INPUT	Sense the 12V Voltage from PCIe golden finger
PS_VMON_PGOOD	OPEN-DRAIN	Floating(I) once both 3V3 and 12V reach Vth
GC6_FB_EN	INPUT	Indicator for RTD3/GC6 residence,Use to Mask the VMON_PGOOD
PS_PF_SKIP	INPUT	From INA3221(VPU) or Pre-filter(SKIP)
PS_PF_BSC0K	INPUT	From INA3221(PV) or Pre-filter(BS_OK)



2-PIN LED HEADER

Remove 2-PIN LED function

Add Fan tach buffer circuit



DUAL FAN 4-PIN HEADERS


change to D01-AT54C49-LA9

change J15 footprint

Remove J502


change J16 footprint

Remove J501





MODE PIN STATUS		MULTIPLEXER OPERATION	
LOW		DEVICE A	
TRI-STATE(FLOATING)		STAND-ALONE	
HIGH		DEVICE B	

ENABLE PIN STATUS		MULTIPLEXER OPERATION	
LOW		FULLY FUNCTIONAL	
TRI-STATE(FLOATING)		LIMITED FUNCTION	
HIGH		STANDBY	




Bracket:

Add MEC (from V388 10)



ADD MEC

Remove CLP1 / CLP2 / CLP3



Bracket Screw

