



TABLE OF CONTENTS


Page	Description
	Base on V284-81
P4~11	1. Del co-layout 16bit memory 2. Add FBVDDQ decoupling capacitor
P13	Add NVVDD decoupling capacitor
P15	1. Add ESD PROTECTION 2. Add AC Coupling capacitors
P16~18	Add ESD PROTECTION
P19	Change MIOA/B circuit
P21	Add 6-pin Fan connector
P25	PWM change to NCP81174
P26	Change to NCP81162 DOUBLERS
P27~28	Change to NCP81061
P29	Change to reverse 6 & 8-pin Power Connector
P32	Add NCT7511 FAN2
P33	Power Connector Hot unplug
P34	Add GeForce Logo LED & VID_PLL power


TABLE OF CONTENTS

Page	Description




















G1F




G1G





G1H




G1I




G1K




G1J





Based on GB2-X GDDR5 FBVDDQ Decap Guideline






NVVDD Decoupling caps. Place under GPU.









remove






MICRO-STAR INT'L CO.,LTD			
MS-V316			
Size	Document	Description	Rev
Custom	STEREO CONNECTOR		1.0
Date: Wednesday, July 30, 2014		Sheet	20 of 38

STRAP0	USER_BIT [3:0]*	0000*	5K PD*
STRAP1	3GIO_PADCFG_LUT_ADR*	0000*	5K PD Desktop*
STRAP2	PCI_DEVID [3:0]*	1001 - (0x1189)*	10K PU -32S GPU*
STRAP3	SOR_EXPOSED [3:0]*	1111*	45K PU*
STRAP4	DP_PLL_VDD_33V*	1* FOR 3_3V*	
	PEX_MAX_SPEED*	1* FOR GEN2/3*	45K PD*
	PEX_SPD_CHANGE_GEN3*	1* ENABLED*	
	*		
ROM_SI	RAMCFG[0]*	0*	
	RAMCFG[1]*	1*	64Mx32 256 bit Hynix for SGLS primary memory
	RAMCFG[2]*	1*	35K PD*
	RAMCFG[3]*	0*	
ROM_SO	VGA_DEVICE*	1*	
	SMB_ALT_ADDR*	0*	30k PD*
	FB[0]_APERTURE_SIZE*	1* For 128MB*	
	FB[1]_APERTURE_SIZE*	0* For 128MB*	
ROM_SCLK	PEX_PLL_EN_TERM100*	0* DISABLE*	
	PCI_DEVID_EXT[5]*	0* For 0x1189*	25K PD*
	SUB_VENDOR*	1* Dedicated BIOS*	
	PCI_DEVID_EXT[4]*	0* For 0x1189*	

	GND	3V3
5k	0000	1000
10k	0001	1001
15k	0010	1010
20k	0011	1011
25k	0100	1100
30k	0101	1101
35k	0110	1110
45k	0111	1111

CFG[3:0]	Config	Width	Vendor
0000	Reserved		
0001	32Mx32	256-bit	Elpida
0010	32Mx32	256-bit	Hynix
0011	32Mx32	256-bit	Samsung
0100	Reserved		
0101	64Mx32	256-bit	Elpida
0110	64Mx32	256-bit	Hynix
0111	64Mx32	256-bit	Samsung



	MULTI_STRAP_REF0_GND
BINARY PRODUCTION	NO
BINARY BRINGUP	NO
MULTI-LEVEL	40.2K 1% TO GND



XTALSSIN	XTALOUT	Inverted SmartFan PWM %
PU	PU	66(33% High)
PU	PD	50(50% High)
PD	PU	33(66% High)
PD	PD	0(100% High)

MICRO-STAR INT'L CO.,LTD		
MS-V316		
Size	Document	Rev
Custom	MISC2: ROM, XTAL, Straps	1.0
Date: Wednesday, July 30, 2014		
Sheet 22 of 35		








GPIO12_PWR_LVL	0	PS_FBVDDQ_PSI*	0	Under power	1 PHASE OPERATION
GPIO12_PWR_LVL	1	PS_FBVDDQ_PSI*	floating	Normal	2 PHASE OPERATION





RT8809:
Roc=DCR*Isum*6/8u
Set OCP trigger current=95A
3.9m ohm: Roc = 280K ohm
2.5m ohm: Roc = 178K ohm

Set OCP trigger current=65A
1.25m ohm: Roc = 60.4K ohm


APW8700:
C_{ss}
SS = V_{out}/(22uA/C_{ss})


























MICRO-STAR INT'L CO.,LTD
MS-V316


Size Custom	Document Description PS: Inputs, Filtering, and Monitoring	Rev 1.0
Date: Wednesday, July 30, 2014		Sheet 29 of 35








PEX Input - NVVDD Power Sequence

CURRENT STEERING







Brackets:



GPU Stiffener:



MOUNTING HOLES FOR HS:

