

PG301 A02

Comanche 192b GDDR5, <150W, 2-way SLI


Tall DVI-I + DP + DP + DP/HDMI + DP

TABLE OF CONTENTS

Page	Description
1	Table of Contents
2	Block Diagram
3	PCI Express
4	MEMORY: GPU Partition A/B
5	MEMORY: FBA[31:0]
6	MEMORY: FBA[63:32]
7	MEMORY: FBB[31:0]
8	MEMORY: FBB[63:32]
9	MEMORY: GPU Partition C
10	MEMORY: FBC[31:0]
11	MEMORY: FBC[63:32]
12	GPU PWR and GND
13	GPU Decoupling
14	DACA Interface
15	IFPAB DVI-I-DL
16	IFPEF with IFPE DP
17	IFPF DP
18	IFPC HDMI/DP
19	IFPD DP
20	MIOA
21	MISC1: Fan, Thermal, JTAG, GPIO
22	MISC2: ROM, XTAL, Straps
23	PS: 5V, PEX_VDD, VID_PLL
24	PS: FBVDD/Q
25	PS: NVVDD Controller OVR4 option

Page	Description
26	PS: NVVDD Phase 1,2
27	PS: NVVDD Phase 3,4
28	[RESERVED]
29	PS: NVVDD OVR2+1 option
30	PS: Inputs, Filtering, and Monitoring
31	PS: Sequence and Shutdown
32	LEDs
33	PS: IOVDD Regulator
34	MECH: Bracket/Thermal

Block Diagram



PCI Express

ADD FUSE by diho. su 20150702

1

2

3

4

5


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY
PAGE DETAIL


BASE LEVEL GENERIC SCHEMATIC ONLY
PCI Express

GIGABYTE			
Title			
PCIE EXPRESS			
Size	Document Number	Rev	
Custom	GV-N950XTREME-2GD	1.0	
Date:	Tuesday, August 04, 2015	Sheet	3 of 34

MEMORY: GPU Partition A/B



MEMORY: FBA Partition 31..0




MEMORY: FBA Partition 63..32

{4,5}

4

{4}

5





ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY
PAGE DETAIL

BASE LEVEL GENERIC SCHEMATIC ONLY
MEMORY: FBA[63:32]

GIGABYTE			
Title			
DDR			
Size	Document Number	Rev	
Custom	GV-N950XTREME-2GD	1.0	
Date:	Tuesday, August 04, 2015	Sheet	6 of 34


MEMORY: FBB Partition 31..0



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

BASE LEVEL GENERIC SCHEMATIC ONLY
MEMORY: FBB[31:0]

MEMORY: FBB Partition 63..32



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY
PAGE DETAIL

BASE LEVEL GENERIC SCHEMATIC ONLY
MEMORY: FBB[63:32]

GIGABYTE			
Title		DDR	
Size	Document Number	GV-N950XTREME-2GD	
Custom		Rev 1.0	
Date:	Tuesday, August 04, 2015	Sheet	8 of 34

MEMORY: GPU Partition C/D

1

2

3

4

5

1

2

3

4

5

U_GPU_GB2B_192_BGA1428-TEST_GM206_GPU_GM206-INT-A1-GM206-INT-A1

G1D

NS16832012

BGA1428

COMMON

4/18 FBC

FBC NOT AVAILABLE WITH GM206

FB_DATA
FBC_CLK0_0

0	FBC_D0	AB5	FBC_D0
1	FBC_D1	AB6	FBC_D1
2	FBC_D2	AC7	FBC_D2
3	FBC_D3	AB4	FBC_D3
4	FBC_D4	AA5	FBC_D4
5	FBC_D5	AA4	FBC_D5
6	FBC_D6	W4	FBC_D6
7	FBC_D7	W5	FBC_D7
8	FBC_D8	W1	FBC_D8
9	FBC_D9	Y3	FBC_D9
10	FBC_D10	W2	FBC_D10
11	FBC_D11	W3	FBC_D11
12	FBC_D12	AB1	FBC_D12
13	FBC_D13	AB2	FBC_D13
14	FBC_D14	AC3	FBC_D14
15	FBC_D15	AB3	FBC_D15
16	FBC_D16	V5	FBC_D16
17	FBC_D17	V6	FBC_D17
18	FBC_D18	V4	FBC_D18
19	FBC_D19	T4	FBC_D19
20	FBC_D20	P7	FBC_D20
21	FBC_D21	R5	FBC_D21
22	FBC_D22	R6	FBC_D22
23	FBC_D23	R4	FBC_D23
24	FBC_D24	P3	FBC_D24
25	FBC_D25	R1	FBC_D25
26	FBC_D26	R2	FBC_D26
27	FBC_D27	R3	FBC_D27
28	FBC_D28	U3	FBC_D28
29	FBC_D29	V2	FBC_D29
30	FBC_D30	V3	FBC_D30
31	FBC_D31	V1	FBC_D31
32	FBC_D32	D13	FBC_D32
33	FBC_D33	G14	FBC_D33
34	FBC_D34	E13	FBC_D34
35	FBC_D35	F13	FBC_D35
36	FBC_D36	D12	FBC_D36
37	FBC_D37	E12	FBC_D37
38	FBC_D38	E10	FBC_D38
39	FBC_D39	D10	FBC_D39
40	FBC_D40	B10	FBC_D40
41	FBC_D41	C10	FBC_D41
42	FBC_D42	A10	FBC_D42
43	FBC_D43	C11	FBC_D43
44	FBC_D44	C13	FBC_D44
45	FBC_D45	A13	FBC_D45
46	FBC_D46	D14	FBC_D46
47	FBC_D47	B13	FBC_D47
48	FBC_D48	D9	FBC_D48
49	FBC_D49	D7	FBC_D49
50	FBC_D50	G8	FBC_D50
51	FBC_D51	E7	FBC_D51
52	FBC_D52	G5	FBC_D52
53	FBC_D53	F6	FBC_D53
54	FBC_D54	E6	FBC_D54
55	FBC_D55	D6	FBC_D55
56	FBC_D56	C5	FBC_D56
57	FBC_D57	B6	FBC_D57
58	FBC_D58	C6	FBC_D58
59	FBC_D59	A6	FBC_D59
60	FBC_D60	C8	FBC_D60
61	FBC_D61	C9	FBC_D61
62	FBC_D62	A9	FBC_D62
63	FBC_D63	B9	FBC_D63

FB	FBC_DBI<0>	AA6	FBC_DQM0
FB	FBC_DBI<1>	AA1	FBC_DQM1
FB	FBC_DBI<2>	U7	FBC_DQM2
FB	FBC_DBI<3>	T1	FBC_DQM3
FB	FBC_DBI<4>	E12	FBC_DQM4
FB	FBC_DBI<5>	A12	FBC_DQM5
FB	FBC_DBI<6>	H6	FBC_DQM6
FB	FBC_DBI<7>	A7	FBC_DQM7

IN	FBC_EDC<0>	AB8	FBC_DQS_WP0
IN	FBC_EDC<1>	AA2	FBC_DQS_WP1
IN	FBC_EDC<2>	T5	FBC_DQS_WP2
IN	FBC_EDC<3>	T2	FBC_DQS_WP3
IN	FBC_EDC<4>	H13	FBC_DQS_WP4
IN	FBC_EDC<5>	B12	FBC_DQS_WP5
IN	FBC_EDC<6>	G7	FBC_DQS_WP6
IN	FBC_EDC<7>	B7	FBC_DQS_WP7


SNV_FBC_DQS_RN<0>	AA7	FBC_DQS_RN0
SNV_FBC_DQS_RN<1>	AA3	FBC_DQS_RN1
SNV_FBC_DQS_RN<2>	T6	FBC_DQS_RN2
SNV_FBC_DQS_RN<3>	T3	FBC_DQS_RN3
SNV_FBC_DQS_RN<4>	G12	FBC_DQS_RN4
SNV_FBC_DQS_RN<5>	C12	FBC_DQS_RN5
SNV_FBC_DQS_RN<6>	F7	FBC_DQS_RN6
SNV_FBC_DQS_RN<7>	C7	FBC_DQS_RN7

FBC_CMD0	N6	FBC_CMD0	0
FBC_CMD1	N5	FBC_CMD1	1
FBC_CMD2	N4	FBC_CMD2	2
FBC_CMD3	N7	FBC_CMD3	3
FBC_CMD4	N8	FBC_CMD4	4
FBC_CMD5	M4	FBC_CMD5	5
FBC_CMD6	M5	FBC_CMD6	6
FBC_CMD7	M6	FBC_CMD7	7
FBC_CMD8	L5	FBC_CMD8	8
FBC_CMD9	L7	FBC_CMD9	9
FBC_CMD10	M8	FBC_CMD10	10
FBC_CMD11	G3	FBC_CMD11	11
FBC_CMD12	F3	FBC_CMD12	12
FBC_CMD13	F1	FBC_CMD13	13
FBC_CMD14	F2	FBC_CMD14	14
FBC_CMD15	G2	FBC_CMD15	15
FBC_CMD16	D4	FBC_CMD16	16
FBC_CMD17	E4	FBC_CMD17	17
FBC_CMD18	F4	FBC_CMD18	18
FBC_CMD19	G4	FBC_CMD19	19
FBC_CMD20	H4	FBC_CMD20	20
FBC_CMD21	D3	FBC_CMD21	21
FBC_CMD22	D1	FBC_CMD22	22
FBC_CMD23	B3	FBC_CMD23	23
FBC_CMD24	C2	FBC_CMD24	24
FBC_CMD25	L3	FBC_CMD25	25
FBC_CMD26	N3	FBC_CMD26	26
FBC_CMD27	M3	FBC_CMD27	27
FBC_CMD28	M1	FBC_CMD28	28
FBC_CMD29	E3	FBC_CMD29	29
FBC_CMD30	D2	FBC_CMD30	30
FBC_CMD31	M2	FBC_CMD31	31
FBC_CMD32	K8	SNV_FBC_CMD<32>	
FBC_CMD33	K9	SNV_FBC_CMD<33>	
FBC_CMD34	K7	FBC_DEB0G0	
FBC_CMD35	L8	FBC_DEB0G1	

FBC_CLK0	N2	FBC_CLK0	FB_CLK	OUT
FBC_CLK0	N1	FBC_CLK0	FB_CLK	OUT
FBC_CLK1	A4	FBC_CLK1	FB_CLK	OUT
FBC_CLK1	B4	FBC_CLK1	FB_CLK	OUT

FBC_WCK01	V7	FBC_WCK01	FB_WCK	OUT
FBC_WCK01	U8	FBC_WCK01	FB_WCK	OUT
FBC_WCKB01	Y8	SNV_FBC_WCKB01		
FBC_WCKB01	W7	SNV_FBC_WCKB01		
FBC_WCK23	Y7	FBC_WCK23	FB_WCK	OUT
FBC_WCK23	W6	FBC_WCK23	FB_WCK	OUT
FBC_WCKB23	R8	SNV_FBC_WCKB23		
FBC_WCKB23	T7	SNV_FBC_WCKB23		
FBC_WCK45	E9	FBC_WCK45	FB_WCK	OUT
FBC_WCK45	F9	FBC_WCK45	FB_WCK	OUT
FBC_WCKB45	H8	SNV_FBC_WCKB45		
FBC_WCKB45	H9	SNV_FBC_WCKB45		
FBC_WCK67	G11	FBC_WCK67	FB_WCK	OUT
FBC_WCK67	F10	FBC_WCK67	FB_WCK	OUT
FBC_WCKB67	H11	SNV_FBC_WCKB67		
FBC_WCKB67	G10	SNV_FBC_WCKB67		

FBC_PLL_AVDD



GDDR5_BGA170_MIRROR

0.31 32.63

CMD0	CS*
CMD1	A3_BA3
CMD2	A2_BA0
CMD3	A4_BA2
CMD4	A5_BA1
CMD5	WE*
CMD6	A7_A8
CMD7	A6_A11
CMD8	AB*
CMD9	A12_RFU
CMD10	A0_A10
CMD11	A1_A9
CMD12	RAS*
CMD13	RST*
CMD14	CKE*
CMD15	CAS*
CMD32	
CMD34	DBG0 DBG0
CMD16	CS*
CMD17	A3_BA3
CMD18	A2_BA0
CMD19	A4_BA2
CMD20	A5_BA1
CMD21	WE*
CMD22	A7_A8
CMD23	A6_A11
CMD24	AB*
CMD25	A12_RFU
CMD26	A0_A10
CMD27	A1_A9
CMD28	RAS*
CMD29	RST*
CMD30	CKE*
CMD31	CAS*
CMD33	
CMD35	DBG1 DBG1


ASSEMBLY
PAGE DETAIL

BASE LEVEL GENERIC SCHEMATIC ONLY
MEMORY: GPU Partition C

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

GIGABYTE			
Title			
DDR			
Size	Document Number		Rev
Custom	GV-N950XTREME-2GD		1.0
Date:	Tuesday, August 04, 2015	Sheet	9 of 34

MEMORY: FBC Partition 31..0




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY
PAGE DETAIL

BASE LEVEL GENERIC SCHEMATIC ONLY
MEMORY: FBC[31:0]

GIGABYTE			
Title		DDR	
Size	Custom	Document Number	Rev
		GV-N950XTREME-2GD	
Date: Tuesday, August 04, 2015		Sheet	10 of 34


MEMORY: FBC Partition 63..32



GPU PWR and GND


U_GPU_GB28_192_BGA1428-TEST_GM206_GPU_GM206-INT-A1-GM206-INT-A1
G1E

@digital-u_gpu_gb28_192sym_14)page12_7f6
BGA1428
COMMON




U_GPU_GB28_192_BGA1428-TEST_GM206_GPU_GM206-INT-A1-GM206-INT-A1
G1F

@digital-u_gpu_gb28_192sym_15)page12_7f7
BGA1428
COMMON




U_GPU_GB28_192_BGA1428-TEST_GM206_GPU_GM206-INT-A1-GM206-INT-A1
G1H

@digital-u_gpu_gb28_192sym_16)page12_7f8
BGA1428
COMMON



U_GPU_GB28_192_BGA1428-TEST_GM206_GPU_GM206-INT-A1-GM206-INT-A1
G1I

@digital-u_gpu_gb28_192sym_17)page12_7f9
BGA1428
COMMON





SNN_NC_1	AK34	NC
SNN_NC_2	AM9	NC
SNN_NC_3	AN9	NC
SNN_NC_4	AT31	NC
SNN_NC_5	AW15	NC
SNN_NC_6	F5	NC
SNN_NC_7	AT30	NC
SNN_NC_8	F8	NC
SNN_NC_9	AP14	NC
SNN_NC_10	AP15	NC
SNN_NC_11	AF16	NC
SNN_NC_12	AT24	NC
SNN_NC_13	AT27	NC
SNN_NC_14	G39	NC
SNN_NC_15	G40	NC
SNN_NC_16	H10	NC
SNN_NC_17	H14	NC

U_GPU_GB28_192_BGA1428-TEST_GM206_GPU_GM206-INT-A1-GM206-INT-A1
G1J


@digital-u_gpu_gb28_192sym_18)page12_80
BGA1428
COMMON

1818 NC/V3




GPU Decoupling

FBVDDQ



NVVD




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY
PAGE DETAIL


BASE LEVEL GENERIC SCHEMATIC ONLY
GPU Decoupling

DACA Interface




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

IFPAB DVI-I-DL




- Two cases to be considered:
1. DP AUX to DP connector: AUX AC coupled
 2. DP AUX to DP-DVI dongle: AUX pass through



IFPF DP

Two cases to be considered:

1. DP AUX to DP connector: AUX AC coupled
2. DP AUX to DP-DVI dongle: AUX pass through




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

IFPD DP

Two cases to be considered:

1. DP AUX to DP connector: AUX AC coupled
2. DP AUX to DP-DVI dongle: AUX pass through




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY
PAGE DETAIL

BASE LEVEL GENERIC SCHEMATIC ONLY
IFPD DP

GIGABYTE			
Title		DDR	
Size	Custom	Document Number	Rev
		GV-N950XTREME-2GD	1.0
Date:		Tuesday, August 04, 2015	Sheet 19 of 34

MIOA/SLI Interface



	NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
IN	MIOA_VREF	3.3V		0.305
IN	MIOA_CAL_PD_VDDQ	2.5V		0.305
IN	MIOA_CAL_PU_GND	0.0V		0.305

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY
PAGE DETAIL

BASE LEVEL GENERIC SCHEMATIC ONLY
MIOA



GIGABYTE			
Title			
DDR			
Size	Document Number		Rev
Custom	GV-N950XTREME-2GD		1.0
Date:	Tuesday, August 04, 2015	Sheet	20 of 34

MISC2: ROM, XTAL, Straps


STRAP0	KEPLER	MAXWELL
	USER_BIT [3:0]*	
STRAP1	3GIO_PADCFG_LUT_ADR*	
STRAP2	PCI_DEVID [3:0]*	
STRAP3	SOR_EXPOSED [3:0]*	
STRAP4	DP_PLL_VDD_33V*	
	PEX_MAX_SPEED*	
	PEX_SPD_CHANGE_GEN3*	
	*	
ROM_SI	RAMCFG[0]*	RAMCFG[0]*
	RAMCFG[1]*	RAMCFG[1]*
	RAMCFG[2]*	RAMCFG[2]*
	RAMCFG[3]*	RAMCFG[3]*
ROM_SO	VGA_DEVICE*	VGA_DEVICE*
	SMB_ALT_ADDR*	SMB_ALT_ADDR*
	FB[0]_APERTURE_SIZE*	PCIE_CFG*
	FB[1]_APERTURE_SIZE*	DEVID_SEL*
ROM_SCLK	PEX_PLL_EN_TERM100*	SOR0_EXPOSED*
	PCI_DEVID_EXT[5]*	SOR1_EXPOSED*
	SUB_VENDOR*	SOR2_EXPOSED*
	PCI_DEVID_EXT[4]*	SOR3_EXPOSED*

MULTI_STRAP_REF0_GND	
BINARY PRODUCTION	NC
BINARY BRINGUP	NC
MULTI-LEVEL	40.2k 1% TO GND

STRAP0		
3.3V	1.65V	0V
GC6+ ISLAND ENABLED	GC6+ DEBUG MODE	GC6+ ISLAND DISABLED



	GND	3V3
5k	0000	1000
10k	0001	1001
15k	0010	1010
20k	0011	1011
25k	0100	1100
30k	0101	1101
35k	0110	1110
45k	0111	1111







ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


BASE LEVEL GENERIC SCHEMATIC ONLY
MISC2: ROM, XTAL, Straps

GIGABYTE			
Title	DDR		
Size	Document Number	GV-N950XTREME-2GD	
Date	Tuesday, August 04, 2015	Sheet	22 of 34

PS: 5V, PEX_VDD




PS: FBVDDQ



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

PS: NVVDD Controller




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY
PAGE DETAIL

BASE LEVEL GENERIC SCHEMATIC ONLY
PS: NVVDD Controller OVR4 option

GIGABYTE			
Title		DDR	
Size	Document Number	GV-N950XTREME-2GD	
Custom		Rev 1.0	
Date:	Tuesday, August 04, 2015	Sheet	25 of 34

PS: NVVDD Phase 1,2



PS: NVVDD Phase 3,4

* place close to drain of Top FET


Place on PWM Side

* place close to drain of Top FET

Place on PWM Side

上件phase4 by diho. su 20150702

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



GIGABYTE			
Title			
DDR			
Size	Document Number		Rev
Custom	GV-N950XTREME-2GD		1.0
Date:	Tuesday, August 04, 2015	Sheet	28 of 34

PS: NVVDD OVR2+1 POWER

DEL NVVDD COLAY PWM


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY
PAGE DETAIL


BASE LEVEL GENERIC SCHEMATIC ONLY
PS: NVVDD OVR2+1 option

GIGABYTE		
Title		
DDR		
Size	Document Number	Rev
Custom	GV-N950XTREME-2GD	1.0
Date:	Tuesday, August 04, 2015	Sheet 29 of 34


PS: Inputs, Filtering, and Monitoring




PEX 3V3 INPUT - 10W



PEX_12V INPUT - 66W



PEX6 INPUT - 2x3 PCIE CON 75W








ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.




ASSEMBLY PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY
PS: Inputs, Filtering, and Monitoring

GIGABYTE			
Title	DDR		
Size	Custom	Document Number	GV-N950XTREME-2GD
Date:	Tuesday, August 04, 2015	Sheet	30 of 34

PS: Sequence and Shutdown




LEDs & 3 Pin FAN




IFP_IOVDD (backdrive prevention)

Kepler Only






SLI LED

and Quadro LED



PS: IOVDD, NV3V3, NV12V



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


ASSEMBLY
PAGE DETAIL

BASE LEVEL GENERIC SCHEMATIC ONLY
PS: IOVDD Regulator


GIGABYTE			
Title		DDR	
Size	Document Number	Rev	
Custom	GV-N950XTREME-2GD	1.0	
Date:	Tuesday, August 04, 2015	Sheet	33 of 34

Mechanical: Bracket/Thermal Solution


GPU 螺絲孔



MOS 螺絲孔



BK 螺絲孔



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY
PAGE DETAIL

BASE LEVEL GENERIC SCHEMATIC ONLY
MECH: Bracket/Thermal

GIGABYTE			
Title DDR			
Size Custom	Document Number GV-N950XTREME-2GD		Rev 1.0
Date: Tuesday, August 04, 2015		Sheet 34	of 34