

P2002


2GB GDDR5, 256b, 64Mx32


Stacked DVI-I/DVI-D + HDMI + DP


TABLE OF CONTENTS


Page	Description
1	Table of Contents
2	Block Diagram
3	PCI Express
4	MEMORY: GPU Partition A/B
5	MEMORY: FBA[31:0]
6	MEMORY: FBA[63:32]
7	MEMORY: FBB[31:0]
8	MEMORY: FBB[63:32]
9	MEMORY: GPU Partition C/D
10	MEMORY: FBC[31:0]
11	MEMORY: FBC[63:32]
12	MEMORY: FBD[31:0]
13	MEMORY: FBD[63:32]
14	GPU PWR and GND
15	GPU Decoupling
16	DACA Interface
17	IFPAB DVI-I+DL
18	IFPEF DVI-D-DL
19	IFPC HDMI
20	IFPD DP
21	MIOA/B Interface
22	MISC1: Fan, Thermal, JTAG, GPIO
23	MISC2: ROM, XTAL, Straps
24	PS: SV, PEX_VDD
25	PS: FBVDD/Q


Page	Description
26	PS: NVVDD Controller
27	PS: NVVDD Phase 1,3
28	PS: NVVDD Phase 2,5
29	PS: NVVDD Phase 4
30	PS: Inputs, Filtering, and Monitoring
31	PS: Shutdown
32	PS: 12V Current Steering PSI Control and LED
33	MECH: Bracket/Thermal





























GPU




GPU





GPU




GPU




GPU




GPU







Two cases to be considered:

1. DP AUX to DP connector: AUX AC coupled
2. DP AUX to DP DVI dongle: AUX pass through










	GND	3V3
5k	0000	1000
10k	0001	1001
15k	0010	1010
20k	0011	1011
25k	0100	1100
30k	0101	1101
35k	0110	1110
40k	0111	1111


0000	Reserved
0001	32A632 256-bit Elpidia
0010	32A632 256-bit Hylink
0011	32A632 256-bit Samsung
0100	Reserved
0101	64A632 256-bit Elpidia
0110	64A632 256-bit Hylink
0111	64A632 256-bit Samsung
1000	Reserved
1001	32A632 192-bit Elpidia
1010	32A632 192-bit Hylink
1011	32A632 192-bit Samsung
1100	Reserved
1101	64A632 192-bit Elpidia
1110	64A632 192-bit Hylink
1111	64A632 192-bit Samsung

Table 1. ROM and SCLK pins		Table 2. ROM and SCLK pins	
ROM_SI	RAMCFG[0]*	0*	
	RAMCFG[1]*	1*	35K PDP
	RAMCFG[2]*	1*	
	RAMCFG[3]*	0*	
ROM_SO	VGA_DEVICE*	1*	
	SMB_ALT_ADDR*	0*	10K PLF
	FB[0]_APERTURE_SIZE*	0* For 256MB*	
	FB[1]_APERTURE_SIZE*	1* For 256MB*	
ROM_SCLK	PEX_PLL_EN_TERM100*	0* DISABLED*	
	PCI_DEVICE_EXT[3]*	0* For 0x180*	25K PDP
	SUB_VENDOR*	1* Dedicated BIOS*	
	PCI_DEVICE_EXT[4]*	0* For 0x180*	


	MULTI_STRIP_REFQ_GND
STRIP_PRODUCED	NC
STRIP_EDGECLAP	NC
MULTI_VIB	ALN IN TO GND




Smart Fan		
USELESS	TOTAL OUTGROUP	Standard PSEW %
FU	FU	88 (22% H20%)
FU	PD	50 (25% H20%)
PD	FU	32 (38% H20%)
PD	PD	0 (20% H20%)





PEXVDD - PLLVDD & IOVDD/Q




Del PEXVDD Converter










THERM OVERT SHUTDOWN LATCH


IFP_IOVDD (backdrive prevention)

PEX Input - NVVDD Power Sequence


Update DA-07342-001_v01 AP Note




Update DA-07342-001_v01 AP Note.



1



LED HEADER
(COMMON)



The diagrams show four different PCB layout techniques for board stiffeners:

- Diagram 1:** A stiffener with a grid of vias connected to a ground plane. The vias are arranged in a regular grid pattern.
- Diagram 2:** A stiffener with a grid of vias connected to a ground plane. The vias are arranged in a regular grid pattern.
- Diagram 3:** A stiffener with a grid of vias connected to a ground plane. The vias are arranged in a regular grid pattern.
- Diagram 4:** A stiffener with a grid of vias connected to a ground plane. The vias are arranged in a regular grid pattern.



 670
 COMMON


 new IP source - 200-2004-00
 670-2004-00


SPECIAL MECHANICS
No commercial mounting pins

STIFFNER
NO. 1166

MEOW
MEOW
MEOW

BASE LEVEL GENERIC SCHEMATIC ONLY

Thermal_3 Pin Fan






2013.03.28 Modify by Jack

GIGABYTE			
33_Thermal_3 Pin Fan			
Rev	1	Document Number	GV-N980WF3QC-4GD
Rev	1	Version	1.0

Two cases to be considered:

1. THE SEL TO HIGH, CONNECT DVI WORK
2. THE SEL TO LOW, CONNECT HDMI WORK



- Two cases to be considered
 1. THE SEL TO HIGH, CONNECT DVI WORK
 2. THE SEL TO LOW, CONNECT HDMI WORK

